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Abstract
This thesis describes a novel dual-threshold time-based current sensing algorithm suit-
able for use in wide-dynamic-range CMOS imagers. A prototype 150 × 256 pixel imager
employing this algorithm experimentally achieves 95.5 dB dynamic range, 37 dB peak
signal-to-noise ratio (SNR), and a highly-linear transfer characteristic while consuming
1.79 nJ/pixel/frame, making it one of the most energy-efficient wide-dynamic-range im-
agers reported. The individual pixels experimentally achieve 98.8 dB dynamic range and
44 dB peak SNR. The array performance lags slightly behind that of the individual pixels
due to the additional noise power contributed to the array data by pixel-to-pixel mismatch
effects, attributed primarily to gain and dark-current fixed pattern noise (FPN). The dual-
threshold algorithm is also shown to improve low-illumination SNR by 6.1 dB and overall
array dynamic range by more than 6.0 dB compared with auto-zeroing alone. The prototype
imager implements pixels and their associated 18-bit timing memories in separate on-chip
arrays linked by a 200 MHz time-domain-multiplexed communication bus, enabling a pixel
pitch of 12.5 µm with 42.7% fill factor in a 0.18-µm 1.8-V CMOS process.
Four innovations are contributed by this thesis over previous work, leading to the perfor-
mance outlined above. First, a novel dual-threshold time-based current sensing algorithm
is proposed that forces each single-slope integrating pixel to cross two threshold levels per
frame – once just after reset and a second time after a near-optimal amount of photo-
generated charge has been collected. This differential measurement technique eliminates
offset FPN and pixel reset noise, and reduces comparator 1/f noise. Second, synchronous
threshold detection is employed, yielding significant power savings compared with asyn-
chronous approaches in this application, and the resulting time-domain quantization noise
introduced by the synchronous detection is analyzed. Third, a method of optimizing the
global dual-threshold waveform and associated pixel threshold-detection times is presented.
The method ensures that the quantization noise introduced by the algorithm remains neg-
ligible compared to the intrinsic pixel noise floor, while simultaneously minimizing the
number of threshold detections employed, and thus energy consumed. Fourth, a novel
capacitively-coupled pixel topology is introduced that enables highly-linear responses to be
achieved with this algorithm while minimizing the common-mode input range of the pixel
comparator, simplifying its design. Together, these innovations result in energy-efficient
wide-dynamic-range pixel operation. The imager is thus suitable for use in portable appli-
cations in environments that are challenging for conventional imagers, e.g., when indoor or
shadowed lighting and outdoor lighting are simultaneously present in an image.
Thesis Supervisor: Rahul Sarpeshkar, Ph.D.
Title: Associate Professor of Electrical Engineering
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Chapter 1
Introduction
This chapter motivates the need for imagers capable of capturing wide-dynamic-range
scenes, outlines the main contributions of this thesis, and presents an overview of the ma-
terial presented in the following chapters.
1.1 Motivation
Conventional charge-coupled devices (CCDs) and CMOS active-pixel sensors (APSs) have
each found a niche within the field of digital imaging due to their complementary strengths
in the areas of power consumption, image quality, and ease of system integration. However,
both technologies share a common shortfall – the inability to faithfully capture images
with wide intra-scene dynamic range. While the dynamic range of these sensors typically
falls between 103:1 (60 dB) and 104:1 (80 dB), real-world scenes can exhibit illuminations
spanning a range of 105:1 (100 dB) or more [1]. When confronted with such a scene, these
sensors either fail to capture significant information in the darkest areas of the image,
saturate in the brightest areas, or both. In a growing number of applications, particularly
within the automotive and security sectors, the resulting information loss is not tolerable,
and has led the push to develop modified sensor topologies with improved dynamic range [2].
The moderate dynamic range of conventional imagers can be traced to their use of pixel-
level capacitive integration to overcome the shot-noise limitations associated with measuring
small photocurrents [3]. Since CCD and APS imagers encode photocurrent information in
the amount of charge or voltage integrated by each pixel during a globally-defined integra-
tion window, they must balance the need for a long window in dimly-illuminated pixels to
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overcome the intrinsic noise floor against the need for a short window in highly-illuminated
pixels to avoid saturation. These conflicting requirements can only be met to a certain
extent, leading to an overall moderate dynamic range.
Various CMOS APS imager topologies have been proposed to address this limitation.
Among the potential solutions, time-based pixels, which encode photocurrent information
in the amount of time it takes each pixel to integrate to a globally-defined threshold, offer
several potential advantages compared with traditional CCD and APS approaches. Unfor-
tunately, a major limitation of many past time-based approaches has been that they fail
to achieve wide-dynamic-range capture in video-rate applications. In fact, when compared
with conventional CCD and APS pixels, many time-based approaches capture a roughly
complementary portion of the input photocurrent range. However, a few implementations
have recognized and addressed this problem through modifications to the generic time-based
approach. One solution employs a time-varying threshold that begins each frame at a high
level to maximize the charge quanta collected by brightly-illuminated pixels, and decreases
over the course of the frame to ensure dimly-illuminated pixels also reach threshold within
an allotted video frame time. This technique serves as the starting point for the work
presented in this thesis.
1.2 Thesis Contributions
This thesis helps improve the performance of video-rate time-based imagers through the
following four contributions:
• A novel dual-threshold time-based current sensing algorithm is proposed that forces
each single-slope integrating pixel to cross two threshold levels per frame – once just
after reset and a second time after a near-optimal amount of photo-generated charge
has been collected. This differential measurement technique eliminates offset FPN
and pixel reset noise, and reduces comparator 1/f noise.
• Synchronous threshold detection is employed and is shown to yield significant power
savings compared with asynchronous approaches in this application. The resulting
time-domain quantization noise introduced by the synchronous threshold detections
is also analyzed.
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• A method of optimizing the global dual-threshold waveform and associated pixel
threshold-detection times is presented. The method ensures that the quantization
noise introduced by the algorithm remains negligible compared to the intrinsic pixel
noise floor, while simultaneously minimizing the number of threshold detections em-
ployed, and thus energy consumed.
• A novel capacitively-coupled pixel topology is introduced that enables highly-linear
responses to be achieved with the dual-threshold algorithm while minimizing the
common-mode input range of the pixel comparator, simplifying its design.
These innovations are incorporated into the design of a prototype dual-threshold time-
based CMOS imager. The imager implements pixels and their associated 18-bit timing
memories in separate on-chip arrays linked by a 200 MHz time-domain-multiplexed com-
munication bus, enabling a pixel pitch of 12.5 µm with 42.7% fill factor in a 0.18-µm 1.8-V
CMOS process. The prototype experimentally achieves an array dynamic range of 95.5 dB
and 37 dB peak SNR, while consuming 1.79 nJ/pixel/frame, making it one of the most
energy-efficient wide-dynamic-range imagers reported.
1.3 Thesis Organization
This chapter motivated the need for wide-dynamic range imagers and outlined the main
contributions of this thesis. Chapter 2 discusses the basics of solid-state imaging, starting
with photons and working towards basic pixel structures, and briefly reviews the dynamic-
range-expansion techniques that have been employed in previous work.
Chapter 3 begins by comparing generic time-based pixels with traditional integrating
pixels, highlighting the pros and cons of the time-based approach. It then systematically
presents the problems encountered in past time-based pixel implementations, in the pro-
cess developing the synchronous dual-threshold capacitively-coupled pixel and algorithm to
address these limitations. Finally, it analyzes the intrinsic and quantization noise of the
dual-threshold pixel and algorithm, deriving theoretical predictions of pixel dynamic range
and SNR performance.
Chapter 4 outlines the design of a prototype 150 × 256 pixel dual-threshold CMOS
imager. The pixels and their associated 18-bit memory cells are discussed in detail, as
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is the time-domain-multiplexed pixel-to-memory communication strategy and implemen-
tation. Particular attention is paid to communication latency and energy consumption.
Finally, the support circuitry necessary for proper operation of the pixel and memory ar-
rays is also discussed.
Chapter 5 discusses the experimental setup and techniques employed to test the proto-
type imager chip, and presents measured performance data from it. It also compares these
measured results with theory and previously-reported implementations.
Chapter 6 summarizes the contributions made in this work, and suggests potential
directions that could be explored to build upon it.
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Chapter 2
Background Information
Modern image sensors consist of a one- or two-dimensional (1D or 2D) array of spatially
discrete photosensitive elements, called pixels, whose primary tasks are to transduce local
incident electromagnetic radiation into a quantity that can be more readily manipulated
and measured electronically, and to convey either this raw transduction product or a pro-
cessed version of it to the periphery of the array. Various methods of transduction have been
employed in past sensors, with the chosen approach strongly depending on the particular
slice of the electromagnetic spectrum the sensor is designed to detect and on the desired
sensitivity of the detection. Fortuitously, within the visible region of the spectrum – which
we are solely concerned with here – the most ubiquitous present-day circuit substrate, sil-
icon, exhibits a combination of properties that together make it a sensitive transducer of
photons into mobile electron-hole (e-h) pairs. This combination of electrical and optical
properties has enabled the realization of highly-integrated solid-state imagers, in which pho-
ton transduction, e-h pair measurement, and downstream signal processing are integrated
on a single slab of crystalline silicon.
This chapter begins with a brief discussion of the most important features of the photon-
to-e-h pair transduction process. It then reviews the various methods that have been
employed in past pixel designs to collect, measure, and convey the local e-h pair generation
rates from the pixel to the periphery of the array. Particular attention is paid to the
engineering choices that have led to the dynamic range limitations of modern CMOS active-
pixel sensors (APS) and the solutions that have been proposed to extend this dynamic range.
21
2.1 Silicon Transduction of Photons
A photon possessing an energy greater than the silicon bandgap energy of approximately
1.12 eV (@ T = 300 K) can be absorbed by the crystal lattice, in the process generating
a mobile e-h pair. Since the energy of visible photons (400 nm 6 λ 6 700 nm) spans
the range from approximately 1.77 eV to 3.1 eV, all visible photons are capable of e-h pair
generation in silicon. This absorption/generation process exhibits several dependencies that
are relevant to imager design. First, absorption is not confined to the surface of the crystal,
but is distributed over a range of depths below it, with the probability of a photon surviving
to a depth x without being absorbed modeled by the Beer-Lambert law:
P (x) = e−αx. (2.1)
Second, the absorption coefficient α in the exponent of Equation 2.1 is a function of both the
absorbing material and the wavelength of the incident photons. Values for α as a function
of photon wavelength have been empirically determined for silicon, and a representative
curve which includes the visible region of the spectrum is illustrated in Figure 2-1. From
this data, one can calculate that over 99% of violet photons (λ ≈ 400 nm) are absorbed
within a depth of 0.7 µm into the crystal, while it takes roughly 20 µm to absorb the same
percentage of red photons (λ ≈ 700 nm).
This spatial and wavelength dependence of photon transduction into e-h pairs directly
impacts pixel performance in practice. Since each pixel infers incident photon flux by
measuring the local e-h pair generation rate, unless the measurement technique collects e-h
pairs at all depths up to roughly 20 µm with equal probability, the pixel will exhibit a
spectrally-varying quantum efficiency. This parameter, defined by
η(λ) =
Iphoto
q
· h · c
λ
· 1
Ilux · f(λ) ·Apd , (2.2)
quantifies the number of charge quanta collected by the photodiode per incident photon
in terms of the photon wavelength λ, the photodiode current Iphoto, the input illuminance
Ilux, the wavelength-dependent illuminance-to-irradiance conversion factor f(λ), and the
photodiode area Apd, along with Planck’s constant h = 6.626 × 10−34 J·s, the speed of
light c = 3 × 108 m/s, and the unit charge q = 1.602 × 10−19 C. The dependence of this
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Figure 2-1: Silicon absorption coefficient versus photon wavelength (adapted from [4]).
parameter on photon wavelength can potentially result in an inseparable mixing of spectral
and irradiance information, or as is the case in at least one design, can be capitalized upon
to infer color information [5].
2.2 Collection of e-h Pairs
The magnitude of the 99% absorption depths calculated above are critical in that they are
shallow enough to enable a significant percentage of the resulting e-h pairs to be collected
by structures fabricated near the crystal’s surface. The primary goal of any collection
structure is to spatially segregate the electrons from the holes, both to decrease the risk
of recombination and so that the net generated charge can be measured. Typically this
is accomplished using either the built-in electric ( ~E) field within a pn-junction’s space-
charge region, or an ~E field created by applying a voltage potential across a MOS structure
(Figure 2-2). Both approaches yield a photocurrent along the direction of the ~E field that
is proportional to the local e-h pair generation rate.
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Figure 2-2: Two e-h pair collection structures. Electrons and holes can be easily separated
using the electric field in a diode’s space-charge region (left), or a MOS depletion region
(right). Note that for the structures shown, the electrons are collected while the holes are
discarded to the substrate.
A major limitation of both of these structures in modern CMOS processes is the rel-
atively shallow depths over which these ~E fields extend. For example, in the case of the
photodiode structure, the space-charge region extends over a width of approximately
wscr =
[
2
si
q
(φbi + Vpd)
( 1
NA
+
1
ND
)] 1
2
, (2.3)
where NA and ND are the p and n region doping concentrations, respectively, si is the
permittivity of silicon, Vpd is the photodiode reverse-bias voltage, and φbi is the junction
built-in potential, given by
φbi =
kT
q
ln
[NAND
n2i
]
. (2.4)
In a typical 0.18-µm process, the well-to-substrate diode’s metallurgical junction is located
at a depth of around 2 µm, and the doping levels are in the neighborhood of NA = 5 ×
1014 cm−3 in the p-substrate and ND = 5 × 1017 cm−3 in the n-well. At a reverse bias of
Vpd = 1.8 V and temperature T = 300 K, these relations yield a space-charge region width
of approximately wscr = 2.6 µm, which extends almost solely on the substrate side of the
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junction due to the drastic difference in doping concentrations between the two regions.
Thus, for this process, e-h pairs generated between a depth of 2 µm and 4.6 µm will be
immediately separated and collected with high efficiency1, while those generated outside of
this region will be captured with lower efficiency since they must first diffuse into the space-
charge region before they can be collected. Based on the frequency-dependent absorption
depth dependencies presented in Section 2.1, we would expect this photodiode’s quantum
efficiency to be significantly less than 100% at all frequencies, and to peak somewhere in
the middle of the visible spectrum.
The quantum efficiency of the MOS structure typically exhibits similar peaking in the
middle of the visible spectrum, but for a different reason [6]. Unlike the photodiode, the
MOS depletion region’s ~E field extends all the way to the Si-SiO2 interface over the entire
sensor area, and thus it is reasonable to expect the quantum efficiency of this structure to
be superior for high-frequency photons. However, a significant fraction of these photons
are absorbed by the polysilicon gate before reaching the substrate. Like the photodiode,
the quantum-efficiency of the MOS structure at the low-frequency end of the spectrum is
limited by the depth to which the depletion region reaches, which is governed by the relation
wdep =
[2siψs
qNA
] 1
2
, (2.5)
where ψs is the substrate potential at the Si-SiO2 interface, called the surface potential, and
NA is the doping concentration of the silicon below the MOS gate. Although not shown
in Figure 2-2, MOS channel regions in standard CMOS processes are typically doped at
much higher levels than the underlying substrate, on the order of the n-well doping levels
mentioned above, thus the MOS depletion depth will usually be much smaller than the
space-charge region width calculated for the photodiode above. However, in technologies
specifically tailored to imager design, i.e., CCD processes, the substrate doping can be
reduced significantly, allowing for depletion depths on the order of hundreds of microns at
reasonable voltage bias levels [7].
1This statement ignores the space-charge region along the perimeter of the junction, which will improve
the photodiode response to high-frequency photons.
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2.3 Shot-Noise Limited Photocurrent Measurement
It was mentioned in Chapter 1 that modern pixels employ capacitive integration to overcome
the shot-noise limitations associated with measuring small photocurrents. To understand
this statement, consider modeling a photocurrent with mean Iphoto as a Poisson arrival
process. Under this model, the average number of charge quanta arriving per unit time is
given by λ = Iphotoq , while the probability of actually observing n charge quanta arriving
during a window of length ∆t is given by
P (n, λ,∆t) =
(λ ·∆t)n
n!
e−λ·∆t. (2.6)
An interesting property of Poisson arrival processes is that both their mean and variance
are given by
n = σ2n = λ ·∆t. (2.7)
Thus, by integrating the number of charge quanta arriving over a window of length ∆t, the
maximum SNR to which Iphoto can be estimated is given by
SNRmax,Poisson = 10 · log10
(
n
σn
)2
= 10 · log10(λ ·∆t) dB. (2.8)
This result demonstrates that the measurement SNR is fundamentally limited by the num-
ber of charge quanta collected λ ·∆t, and explains why modern image sensors attempt to
maximize ∆t, as will be seen in the following sections.
2.4 Standard Pixel Topologies
The vast majority of solid-state imagers designed to operate in the visible region rely on
the mechanisms outlined in the previous sections to generate local photocurrents that are
(ideally) proportional to the incident photon flux at each pixel. The primary way in which
the resulting imager implementations differ is in how they measure these photocurrents.
The various approaches that have been employed in previous designs are discussed in this
section.
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Figure 2-3: A generic passive pixel sensor.
2.4.1 Passive Pixel Sensors
The defining characteristic of a passive pixel sensor (PPS) is that it does not contain active
pixel-level signal amplification. A generic passive pixel, shown in Figure 2-3, consists of
a photodetector, in this case a photodiode, and a switching element S, which is used to
periodically connect the photodiode to an output bus that is shared among many pixels,
typically all pixels in the same column of the array. The earliest photodiode-based PPS
designs were operated in non-integrating mode [8, 9], which would be implemented in this
generic pixel by periodically closing switch S and sensing the value of Iphoto for a length of
time tread using circuitry connected to the output bus at the periphery of the array. Since
many pixels share the same output bus in this approach, tread  tframe, where tframe is
the total time allotted to capture a single image frame from the entire pixel array.
One major disadvantage of the non-integrating passive pixel approach is that each
pixel’s photocurrent is measured only during the short time interval tread. Soon after non-
integrating PPS sensors were introduced, it was demonstrated that the same pixel structure
could be operated in integrating-mode, significantly improving its sensitivity and SNR [3].
In this mode, depicted in Figure 2-4, switch S is closed at the start of a new frame for a
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Figure 2-4: This figure depicts two potential waveforms for a passive-pixel operating in
integrating mode. Iphoto1 represents a typical non-saturating input, while Iphoto2 represents
a typical saturating input. Note that for simplicity the nonlinearity of Cpd, the reverse-
biased photodiode depletion capacitance, is ignored and the sensor saturation is arbitrarily
assumed to occur at 0V.
time tread, allowing circuitry at the periphery of the array to simultaneously measure the
charge integrated by the pixel during the previous frame and reset the reverse-bias photodi-
ode voltage Vpd to an initial voltage Vmax in preparation for the current frame’s integration
period. Next, switch S is opened and Iphoto is allowed to discharge the reverse-biased pho-
todiode depletion capacitance Cpd for the remainder of the frame time, tint, at which point
the pixel is again read/reset. By inferring Iphoto based on the total charge integrated over
the full frame interval tframe = tread + tint rather than over the much shorter read interval
tread, the theoretical maximum SNR of the measurement is improved by
SNRnew − SNRold = 10 · log10
[
tframe
tread
]
dB. (2.9)
However, this increase in sensitivity and SNR does come at a price. As illustrated by the
waveform associated with Iphoto2 in Figure 2-4, under high illumination the photodiode
parasitic capacitance can discharge so deeply that it forward biases, an event known as
saturation. Because all saturating photocurrents yield virtually the same photodiode voltage
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at the end of tint, the present algorithm will measure nearly the same charge from all
of them2. This many-to-one mapping makes these saturating input photocurrent levels
indistinguishable.
It is interesting to note that in his original paper on integrating-mode operation of the
pn-junction, Weckler recognized that the technique imposes limitations on sensor dynamic
range [3]. However, because of its inherent sensitivity and SNR advantages, nearly all
modern solid-state sensors employ integration. Thus, as will be seen later in this chapter
and in the next, the vast majority of dynamic range expansion techniques that have been
proposed attempt to address the saturation phenomena described above.
Despite their advantages of simplicity and high fill factor, passive pixel sensors have
lost popularity due to their susceptibility to column bus parasitic effects, which introduce
noise terms that tend to increase with array size [6]. The most detrimental of these effects
are due to pixel-level leakage currents and parasitic capacitance [10]. The leakage currents
arise due to subthreshold leakage in the pixel’s MOS switch and optically-generated carriers
in the substrate that diffuse to and are collected by the MOS drain terminal (assumed to
be the terminal connected to the output bus in Figure 2-3). These leakage currents are
contributed to the bus by every pixel, independent of whether or not the pixel is being
read, and cannot be distinguished from the integrated photocurrent of the pixel itself.
Since all pixels contribute to the leakage, it grows in proportion to the number of rows in
the array, decreasing overall sensor SNR as rows are added.
The parasitic bus capacitance Cbus also degrades the read noise of PPS arrays, but in
a more subtle way. To understand the mechanisms involved, refer to Figure 2-5, which
depicts a simple charge integrator topology that might be used as the readout circuit at
the end of the column bus. Assuming the amplifier gain is large, when a pixel is connected
to the column bus its photodiode voltage Vpdd is forced to Vref and the charge that was
collected during the previous integration period on the photodiode’s parasitic capacitance
Cpd is transferred to the feedback capacitor Cf . Since the ratio
Cpd
Cf
defines the voltage
gain of this transfer, Cf must be comparable in size to Cpd to avoid a significant loss in
sensitivity [11]. It is also desirable for the amplifier feedback factor f = CfCf+Cbus to be as
close to unity as possible, since for a fixed power consumption the integrator’s settling time
and output noise power grow as 1f [6]. Unfortunately, typically Cbus is much larger than Cf
2The saturation voltage is not exactly 0V, rather it is governed by the diode exponential characteristic.
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Figure 2-5: Charge integrator topology which might be used to read out PPS charge packets.
and, like the leakage currents, is proportional to the number of rows in the array.
2.4.2 Charge-Coupled Devices
Charge-coupled devices (CCDs) consist of two or more closely-spaced MOS capacitors capa-
ble of storing packets of minority carriers and transferring these packets from one capacitor
to another with very high efficiency [12]. As was explained in Section 2.2, applying a voltage
of the proper sign to the gate of a MOS capacitor generates a depletion region (potential
well) in the semiconductor that can separate e-h pairs and trap minority carriers near the
Si-SiO2 interface. As illustrated in Figure 2-6, by properly timing the creation and removal
of potential wells at adjacent MOS capacitors, minority carriers can be forced to trans-
fer from one well to another. These collection and charge-transfer properties allow CCD
devices to be used to create imaging arrays. In a simplistic approach, photo-generated car-
riers are accumulated in CCD pixels over the entire array during the integration time tint,
then the charge packets are sequentially shifted to the periphery of the array and measured
by a charge integrator, much like the one shown in Figure 2-5. Note that due to their
integration-based operation, CCD pixels are subject to the same saturation and dynamic
range limitations as integrating PPS designs.
Although the operation of a CCD imaging array described above is nearly identical to
that of an integrating PPS array, there is a significant difference between the two approaches
that contributes to the superior noise performance of CCD imagers. Rather than transfer-
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Figure 2-6: Charge transfer between adjacent MOS capacitors. In this illustration, the
MOS capacitor on the left initially contains a pool of minority carriers, possibly collected
from photo-generation (see Figure 2-2). By properly timing the creation and removal of
potential wells at adjacent MOS capacitors, a lateral ~E-field can be generated that, along
with diffusion, transfers minority carriers between the wells with high efficiency.
ring each pixel’s integrated charge to the periphery of the array via a shared bus, CCD
imagers transfer the charge packets out through a large number of neighbor-to-neighbor
exchanges. The advantage of this approach is that the parasitic capacitance Cbus is com-
pletely eliminated from the virtual ground of the charge-integrating readout amplifier (see
Figure 2-5), dramatically reducing its read noise. However, since it can take many succes-
sive transfers, and thus significant time, for a charge packet to reach the periphery of the
array, and since MOS capacitors are effective collectors of stray minority carriers, CCDs are
still subject to errors due to stray charge collection. Dedicated light-shielded CCD transfer
lines are one method of reducing this error term, but in general it is combated by employing
rapid transfer rates, which requires both high voltages and high operating frequencies. As
a result, CCD imagers tend to consume significantly more power than their CMOS coun-
terparts. Despite this drawback, many of the lowest read and fixed pattern noise imagers
available are CCD-based [6, 13].
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2.4.3 Active Pixel Sensors
As opposed to CCDs, which overcome bus parasitics by essentially eliminating the bus, an
active pixel sensor (APS) limits the effect of bus parasitics by employing active pixel-level
amplification to buffer pixel readout [11]. A standard three-transistor photodiode-based
APS pixel is shown in Figure 2-7. Compared to a passive-pixel, this circuit has two extra
transistors, Mr and Mf , and readout now occurs on the column bus in voltage mode rather
than charge mode. However, the principles of operation remain very similar to an integrating
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Figure 2-7: A three-transistor active pixel sensor (a) and typical operating curves (b).
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passive pixel. As shown in part (b) of the figure, at the start of a new frame Reset Row pulses
HIGH, turning Mr ON and resetting the photodiode voltage Vpd to roughly a threshold voltage
below VDD. The reset phase ends when Read Row transitions LOW at tres,end, allowing the
pixel photocurrent Iphoto to discharge the parasitic capacitance of node Vpd, which includes
the nonlinear photodiode capacitance Cpd as well as other parasitics due to the source of
Mr and the gate of Mf , for an integration period of length tint = tread− tres,end. Just before
the end of the integration period, switch S is activated by Read Row going HIGH and a fixed
current source (not shown) at the bottom of the column bus biases Mf in source-follower
configuration. The voltage Vpd can be inferred from the resulting column bus voltage at tread
and knowledge of the gate-to-source voltage of Mf . Additionally, the amount of collected
charge can be determined if the properties of the parasitic capacitance at Vpd are known.
The source-follower readout topology employed in active pixel arrays eliminates both
major sources of bus error present in passive pixel designs. First, to achieve high readout
speeds, each column’s source-follower current source is biased at a level much higher than
the typical column leakage current, making the voltage readout error due to this effect negli-
gible. Second, under the constraint of constant output bandwidth, the thermal noise power
at the output of a source-follower topology will scale as 1Cbus , decreasing with increasing
bus capacitance3. This decreased sensitivity to bus parasitics comes at the the expense of
increased FPN, primarily due to pixel-to-pixel variations in the threshold voltage of transis-
tor Mf , and increased 1f noise, due to the same transistor [13]. However, correlated double
sampling (CDS) techniques have been successfully employed to reduce these error terms,
leaving reset noise at Vpd as the dominant error source in these pixels [6].
2.5 Wide-Dynamic-Range Pixels
This section briefly outlines techniques that have been employed in previous designs to
provide wide-dynamic-range pixel operation. The logarithmic pixel, which is discussed
first, differs slightly from the integrating pixels seen so far in that it operates in continuous
time, while the remaining techniques address the saturation problem of integrating pixels
mentioned above.
3However, to achieve constant bandwidth the power consumption must increase with Cbus.
33
2.5.1 Logarithmic Pixels
Logarithmic pixels employ a device with an exponential V-to-I relationship, typically a sub-
threshold MOS transistor, to logarithmically-compress input photocurrents into the voltage
domain [14]. A generic three-transistor logarithmic pixel is shown in Figure 2-8, with Mf
and S forming an addressable source-follower voltage readout chain and Mlog performing
the Iphoto-to-Vpd compression described by
Vpd = VDD − VTS − φt
κ
ln
Iphoto
Is
. (2.10)
In this equation, VTS and Is are the threshold voltage and current scale factor of Mlog,
respectively, φt is the thermal voltage, which is roughly 25.9 mV @ T = 300 K, and κ
accounts for the limited gate control of the transistor surface potential and is typically
around 0.7.
In practice, the generic logarithmic pixel exhibits several limitations that have been the
focus of ongoing research [15–21]. First, the pixel output voltage swing is typically much
smaller than the available range, leaving room for sensitivity improvements. For example,
O
u
tp
u
t 
B
u
s 
Iphoto 
Vpd 
Incident 
Photons 
Read_Row 
C
o
l_
O
u
t 
S 
Mf 
Mlog
V
D
D
 
V
D
D
Figure 2-8: A three-transistor logarithmic pixel.
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with κ ≈ 0.7, the pixel compresses a five-decade change in Iphoto into a Vpd swing of roughly
425 mV. Second, pixel-to-pixel mismatch in VTS and Is introduces relatively high levels
of FPN, which reduces the overall array SNR. Third, the generic pixel response time is
inversely proportional to input illumination, and under dim illumination can be slower than
the desired frame rate.
2.5.2 Multiple-Saturation Pixels
Rather than allowing highly-illuminated pixels to quickly discharge over the maximum
available swing, multiple-saturation pixels introduce one or more intermediate saturation
levels that vary over the course of the available frame time [22–24]. To understand how this
can improve pixel dynamic range, refer to the implementation of this technique illustrated in
Figure 2-9. The basic pixel structure is identical to that of the generic three-transistor APS
pixel from Figure 2-7. However, in this technique, rather than driving the gate ofMr to GND
at tres,end, Vsat drops to an intermediate voltage level, establishing an intermediate pixel
saturation level. This modification does not affect the pixel response to low photocurrents,
as illustrated by Vpd,2, but has a significant impact on the pixel’s high-photocurrent response.
The intermediate saturation level causes Vpd,1 to saturate at roughly a threshold voltage
below Vsat at time tsat,MS , and remain at this level until time tf . At this point in time,
Vsat undergoes a second transition, this time falling to GND, and Vpd,1 resumes discharging.
When the pixel is read at tread, Vpd,1 provides non-saturated voltage information about the
pixel photocurrent. This represents a significant improvement compared with the response
exhibited by the standard APS pixel to the same photocurrent, which as illustrated by the
dashed light-grey line, saturates at time tsat,APS . A potential drawback of this technique
is that all prior information is lost at intermediate saturations, resulting in reduced charge
collection in brightly-illuminated pixels and a reduction in the maximum pixel SNR [25].
2.5.3 Multiple-Sampling Pixels
Multiple-sampling designs address the problem of brightly-illuminated pixel saturation by
enabling each pixel to select from a range of possible integration windows, depending on
its local photocurrent level [25–39]. This technique has been implemented in several ways,
but the basic principle can be best understood using the implementation illustrated in
Figure 2-10. The pixel topology is again the same as the generic three-transistor APS pixel
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Figure 2-9: A three-transistor multiple-saturation pixel.
from Figure 2-7. Pixel operation is also identical to the standard APS pixel, except each
pixel is read more than once during a frame, in this case twice, once at tread,1 and once at
tread,2. This allows highly-illuminated pixels to provide output information at early read
times before they saturate, as illustrated by Vpd,1, and dimly-illuminated pixels to provide
information at later read times, as illustrated by Vpd,2. Since there is no way to know a
priori which pixels will be subject to a particular illumination, all pixels are read at the
pre-defined times, and the information provided during the last read before pixel saturation,
or the end of the frame, is recorded. A potential drawback of this technique is illustrated
by the response Vpd,1, where the last read before saturation occurs at tread,1. Since the pixel
has not collected the maximum possible charge by this point in time, the maximum SNR
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Figure 2-10: A three-transistor multiple-sampling pixel.
of its photocurrent estimate, as defined by Equation 2.8, will be less than optimal.
2.5.4 Time-Based Pixels
Another class of wide-dynamic-range imagers employs time-based pixels to encode pho-
tocurrent information. Since this approach forms the basis for the work presented in the
next chapter, a detailed discussion of past time-based implementations is delayed until then.
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2.6 Summary
This chapter introduced the basic features of the photon-to-e-h pair transduction process
and discussed the methods that have been employed in past pixel designs to collect, mea-
sure, and convey the local e-h pair generation rates from the pixel to the periphery of
the array. The limited dynamic range of CCD and APS pixels was shown to stem from
their use of integration to overcome shot-noise limitations associated with measuring small
photocurrents. Finally, several approaches that have been proposed to extend the dynamic
range of standard CMOS APS pixels were discussed.
38
Chapter 3
Dual-Threshold
Wide-Dynamic-Range Imaging
Algorithm
Time-based pixels possess several intrinsic performance advantages over traditional inte-
grating pixels in the realm of wide-dynamic-range image capture. However, to realize these
advantages in practice, several potential drawbacks of the time-based approach must be
addressed. This chapter begins by examining the operation of a generic time-based pixel
and compares it with that of a traditional integrating pixel, in the process highlighting the
pros and cons of the time-based approach. It then systematically addresses the problems en-
countered in past time-based pixel designs, in the process developing a novel dual-threshold
synchronous capture algorithm that addresses many of these limitations. Finally, the theo-
retical dynamic range and SNR performance of the dual-threshold algorithm is analyzed in
terms of the fundamental noise limitations faced by all solid-state imagers. This work sets
the stage for the prototype imager implementation discussed in Chapter 4.
3.1 Generic Time-Based Pixel
A generic time-based pixel, along with a set of typical operating waveforms, is shown in
Figure 3-1. The pixel is composed of a photodiode, comparator, reset transistor Mr, and
memory element, in this case a K-bit register. As illustrated by the set of typical operating
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Figure 3-1: Generic time-based pixel (a) and operation (b).
waveforms shown in part (b) of the figure, each frame begins with a reset phase, during
which Reset Row pulses HIGH, turning Mr ON and resetting Vpd to roughly VDD − Vth,
a threshold voltage below VDD. The reset phase ends when Reset Row transitions LOW
at tres,end, allowing Vpd to begin discharging towards GND at a rate proportional to the
photo-generated current Iphoto. During this de-integration phase, the comparator monitors
its inputs for the instant when Vpd crosses the constant reference voltage level Vthresh, at
which point it outputs a LOW-to-HIGH transition on Vout. This transition causes the K-bit
register to latch the current state of the data bus D<K-1:0>, which is externally driven with
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a non-repeating time-dependent digital sequence. Once the de-integration phase has ended,
the external drive of D<K-1:0> is disabled and the pixel’s latched K-bit code can be read
out on the bus by pulsing Read Row HIGH (not shown). The latched digital code can be
used to infer Iphoto with a precision that is proportional to the rate of change in the time-
dependent digital sequence. Note that due to the non-linearity of the photodiode depletion
capacitance, even assuming Iphoto is constant over the entire de-integration interval, the
decay in Vpd will be non-linear. However, since the pixel voltage swing is fixed between
VDD and Vthresh independent of Iphoto, the pixel always reaches threshold when a constant
charge Qconst has been de-integrated from the capacitance. Thus the mapping from Iphoto
to 1(tthresh−tres,end) remains perfectly linear in this scheme.
3.2 Advantages of Time-Based Pixels
To illustrate the differences between the generic time-based pixel and the generic active pixel
sensor described in Section 2.4.3 and shown in Figure 2-7, consider the response of these two
topologies to a range of photocurrents, as shown in Figure 3-2. For clarity, the column read
voltages and comparator output voltages are only shown for the mid-range photocurrent
Iphoto,2, which both pixels sense correctly. Considering input levels above Iphoto,2, clearly
a range of photocurrents exists which, as illustrated by Iphoto,1, the standard active pixel
cannot sense due to Vpd saturating at GND before tread, but which the time-based pixel
correctly detects via earlier threshold crossings. Conversely, both pixels correctly detect
inputs below Iphoto,2 correctly, but the time-based pixel takes a significant amount of time
to respond in this region, as illustrated by the fact that Vpd,3 does not cross Vthresh within
the time limits of the figure. Focusing for the moment on the advantages offered by the
time-based pixel, this example clearly illustrates two important ones:
• Direct I → t Conversion Yields Wide Dynamic Range: Time-based pixels
use the limited-dynamic-range voltage domain only as an intermediate variable to
transform information between the wide-dynamic-range current and time domains.
As a result, they possess an intrinsic dynamic range that is typically several orders of
magnitude larger than that of a standard active pixel. Furthermore, since technology
scaling trends tend to simultaneously yield higher timing and lower voltage dynamic
ranges, the time-based approach should scale well with process.
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Figure 3-2: Comparison of generic active (a) and time-based (b) pixel responses to three
photocurrent levels.
• Maximum Photo-Generated Charge Collection: Pixel SNR can be improved
by either decreasing sensor noise, increasing photo-generated charge collection, or
both. Since the time-based approach requires every pixel to de-integrate the same
maximal number of charge quanta from Vpd in order to reach threshold, it guarantees
the photo-generated signal term is maximized, independent of the photocurrent level.
3.3 Limitations of Past Time-Based Imagers
While the dynamic range and SNR benefits illustrated in the previous section make time-
based pixels promising for wide-dynamic-range image capture, past hardware implementa-
tions based on this technique have revealed a variety of problems with this approach. The
following subsections discuss these limitations along with possible solutions.
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3.3.1 Poorly-Defined Frame Rate
As illustrated above in Figure 3-2, the generic active pixel provides updated information
after a pre-defined de-integration interval of length (tread−tres,end), regardless of Iphoto, while
the generic time-based pixel’s de-integration interval length (tthresh − tres,end) is inversely
proportional to Iphoto, yielding slow update rates for dimly-illuminated pixels. This poses
a potential problem when employing the time-based approach in video-rate applications,
which expect updated pixel information to be available at least every tframe seconds, where
fframe = 1tframe is know as the frame rate and is typically around 30 Hz. Several classes
of time-based pixels have been presented in the literature that exhibit limitations due to
this effect, while others have recognized and circumvented this problem. Each of these
approaches is discussed in the following sections.
Single-Slope Pixels
Except for variations in the specific comparator and memory topologies employed, the
first class of pixels, which we will refer to as single-slope topologies, are implemented and
operate in a manner similar to the generic time-based pixel of Figure 3-1 [40–46]. As should
be expected based on the above discussion, the performance of these pixels suffers when
video rate outputs are required from them. Specifically, based on the data provided in
these references, requiring a 30 Hz frame rate from these designs drastically reduces their
achieved dynamic range, in one case from 145 dB to 71 dB [40], due to the loss of low
illumination information. It is interesting to note that among these designs, 71 dB is also
the maximum dynamic range achieved with fframe = 30 Hz, which is not significantly better
than a standard active pixel sensor would achieve under the same conditions. To understand
this intuitively from Figure 3-2, notice that under the fixed frame rate limitation the active
pixel and generic time-based pixel capture mutually exclusive portions of the photocurrent
dynamic range, with the active pixel saturating for input levels that cause the time-based
pixel to reach threshold, and the time-based pixel not reaching threshold for input levels
that the active pixel senses correctly. It turns out that for typical values of pixel frame rate,
voltage swing, and timing precision, the dynamic range of these two photocurrent regions
is comparable, implying that the dynamic range of the two pixels will be as well [47].
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Frequency-Based Pixels
A second class of pixels, which we will refer to as frequency-based topologies, operate in a
manner similar to the generic time-based pixel except that, upon reaching threshold, these
pixels automatically self-reset and immediately begin a new de-integration phase [42, 48–
52]. A generic implementation of such a pixel is shown in Figure 3-3, along with a set
of typical operating waveforms illustrating that this topology functions as a photocurrent-
controlled free-running oscillator. Assuming fosc = 1tosc ∝ Iphoto, which is an excellent
approximation until tosc approaches the same order of magnitude as the comparator delay,
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Figure 3-3: Generic frequency-based pixel (a) and operation (b).
44
the pixel photocurrent can be inferred by measuring the pulse frequency at Vout. Several
implementations have chosen to estimate fosc using a pixel-level K-bit counter to record
the number of pulses generated within a fixed window of time [42, 49, 51], while other
designs have chosen to transmit each pulse to external hardware, which either performs a
similar windowed pulse count or measures the inter-spike interval times directly [48,50,52].
Eliminating the pixel-level counter improves fill factor, but requires low-latency timing
information to be communicated between each pixel and the external hardware, a task has
been most commonly performed using some form of address-event representation (AER),
an asynchronous communication scheme described in [53].
Considering the use of frequency-based pixels in video-rate applications, notice that as a
direct result of their ideal transfer characteristic fosc ∝ Iphoto, frequency-based pixels exhibit
slow update rates in response to low illumination inputs. However, unlike single-slope pixels,
which are synchronously reset at the start of each new frame and thus never reach threshold
under dim illumination, frequency-based pixels’ self-resetting scheme allows them to always
reach threshold, even under low illumination, and thus achieve better dynamic range than
their single-slope counterparts. Unfortunately, since these same dimly-illuminated pixels
exhibit fosc < fframe, their superior dynamic range is achieved at the expense of temporal
resolution, making them equally unattractive for video applications [52].
Σ-∆ Pixels
A third class of closely-related pixels employ Σ-∆ modulation at either the pixel [54–57] or
column [58,59] level to quantize pixel photocurrent. The pixels implemented in [54–56] are
similar to the frequency-based pixel of Figure 3-3, except the comparator is clocked and the
reset transistor Mr is replaced with a charge-mode DAC. Thus, rather than asynchronously
detecting threshold crossings and resetting Vpd to a known voltage, these pixels detect
threshold crossings synchronously and trigger the DAC to inject a fixed amount of charge
onto Vpd. A second approach retains the basic asynchronous oscillator topology shown
in Figure 3-3, but oversamples the comparator output Vout to generate a 1st-order Σ-∆
sequence [57]. Due to the similarity between this class of pixels and the frequency-based
designs discussed above, it is not surprising that Σ-∆ pixels also exhibit poor temporal
resolution under low illumination [57].
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Single-Slope Varying-Threshold Pixels
As was recognized in [60], the low-illumination update rate of the generic time-based pixel
is fundamentally limited by the fact that, independent of Iphoto, the same fixed amount of
charge must be de-integrated from Vpd in order for the pixel to reach threshold and update
its stored information. Since the single-slope, frequency-based, and Σ-∆ pixels described
above are all derivatives of the generic time-based pixel, their low-illumination limitations
can all be traced to this same root cause. A potential solution to this problem is to allow
Vthresh to vary over the course of the frame interval, thus modulating the amount of charge
that must be de-integrated from Vpd in order to reach threshold during different portions
of the frame [60]. For example, as illustrated in Figure 3-4, ramping Vthresh upward at
a constant rate during the de-integration phase guarantees that the generic time-based
pixel reaches threshold at or before a globally-defined time tframe,end, regardless of the
value of Iphoto [60]. This technique demarcates a fourth class of time-based pixels, which
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Figure 3-4: Response of generic time-based pixel with time-varying Vthresh.
we will refer to as single-slope varying-threshold topologies, that can provide expanded
dynamic range without sacrificing temporal resolution, making them promising for video-
rate imaging [61–67].
Since this single-slope varying-threshold technique will serve as the basis for the novel
dual-threshold algorithm employed in this work, it is important to recognize the tradeoffs
that are made in exchange for this improved temporal response. First, increasing Vthresh
above its minimum value enables dimly-illuminated pixels to reach threshold faster by re-
quiring them to collect less photo-generated charge than their brightly-illuminated coun-
terparts. While this is the desired effect, the resulting reduction in photo-generated charge
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collection reduces these dimly-illuminated pixels’ SNR when compared with the generic
time-based approach. Second, the simple mapping Iphoto ∝ 1(tthresh−tres,end) no longer holds
when Vthresh is not fixed over the frame interval, an effect that must be accounted for when
interpreting the resulting pixel threshold timing information.
Other Time-Based Pixels
In addition to the single-slope varying-threshold pixel introduced above, at least two other
time-based pixel topologies capable of capturing wide-dynamic-range photocurrent data at
a fixed frame rate have been presented in the literature. The first employs a hybrid of
the single-slope and active-pixel techniques, using the former to capture timing information
from highly-illuminated pixels and the latter to record voltage information from dimly-
illuminated pixels at the end a fixed de-integration interval [68,69]. Compared to the single-
slope varying-threshold pixel, the primary drawback of this hybrid pixel is the overhead
associated with performing both time- and voltage-domain recording and readout.
The second approach employs an adaptive dual-slope algorithm to quantize pixel pho-
tocurrents [70], which begins with each pixel individually selecting a photocurrent integra-
tion time t1 from a set of pre-defined windows of geometrically-increasing length. The pixel
chooses t1 as large as possible to maximize the charge it collects at Vpd, but short enough
that Vpd does not saturate. The second phase of the dual-slope algorithm measures the time
t2 it takes for a known reference current Iref to bring Vpd back to its original voltage level.
Since the net change in Vpd across this dual-slope integration is zero, the charge integrated
at this node during the two phases must be equal in magnitude, allowing Iphoto to be ex-
pressed in terms of Iref by plugging t1 and t2 into the relationship |Iphoto| · t1 = |Iref | · t2.
The primary disadvantage of this approach is that it requires each pixel possess a precise
copy of the global reference current Iref in order to implement the second phase of the
dual-slope algorithm, which is difficult to achieve in tight-pitch pixel arrays where area is
at a premium.
3.3.2 Fixed-Pattern-Noise
Ideally, an imaging array exposed to a perfectly uniform source of illumination should
generate identical data from every pixel. In reality, natural variations in parameters such
as photodiode capacitance, dark current, and illuminance-to-charge conversion as well as
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comparator offset voltage lead to fixed pixel-to-pixel response mismatch across the array.
This mismatch is commonly referred to as fixed pattern noise (FPN) to distinguish it from
temporal noise, which introduces frame-to-frame variance rather than fixed mismatch in
the pixel response [13]. While many FPN effects can be reduced by increasing the unit
area of each element that is to be matched, due to the limited area available in each pixel
this can only help to a certain extent. The residual random mismatch, which is present
in all imaging arrays, must be either accepted or counteracted with circuit, algorithmic, or
external post-correction techniques.
Fortunately, one of the most significant sources of FPN in past time-based imagers has
been due to comparator input-referred offset voltage [52, 57, 60], which can be significantly
reduced by employing auto-zeroing during pixel reset [63, 66–68, 71]. To illustrate the ad-
vantages of this technique, the topology and response of a fixed voltage reset pixel and an
auto-zeroing pixel are compared in Figure 3-5. In the pixel shown in part (a), Vpd is initial-
ized to a known voltage, in this case VDD, when Reset is HIGH, and Iphoto begins discharging
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Figure 3-5: Comparison of fixed voltage reset (a) and auto-zeroed (b) pixel responses.
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Vpd towards GND when the reset phase ends at tres,end. During this discharge phase, the
comparator monitors its inputs and drives Vout HIGH when Vpd = V+ = Vthresh + Voff ,
where the static mismatch in the comparator’s internal components is modeled by the
input-referred offset voltage Voff . The photocurrent Iphoto can then be estimated using
Iphoto = − 1
tthresh − tres,end
[ ∫ Vpd(tthresh)
Vpd(tres,end)
Ceff (Vpd) dVpd
]
, (3.1)
where Ceff (Vpd) is the net effective voltage-dependent parasitic capacitance between Vpd and
GND, including the nonlinear photodiode capacitance Cpd(Vpd), and for now is assumed to
be well-known. To an external observer, who has knowledge of Vthresh, tres,end, and tthresh,a,
but not of Voff , the best estimate for Iphoto is obtained by substituting Vpd(tres,end) = VDD,
Vpd(tthresh) = Vthresh(tthresh,a) + Voff , and Voff = 0 V into this equation. This clearly
results in an error in the upper limit of the integral by an unknown amount Voff .
Next, compare this result with that of the auto-zeroed pixel shown in part (b) of the
figure. In this approach, when Reset is HIGH, the comparator is connected in unity-negative
feedback, establishing the initial value Vpd ≈ Vthresh+Voff
[
A
1+A
]
. Once the reset phase ends
at tres,end, Iphoto again begins to discharge Vpd while the comparator monitors its inputs
and drives Vout HIGH when Vpd = V+ = Vthresh + Voff . Again armed only with knowledge
of Vthresh, tres,end, and tthresh,b, the best estimate for Iphoto is obtained by substituting
Vpd(tres,end) = Vthresh(tres,end) + Voff
[
A
1+A
]
, Vpd(tthresh) = Vthresh(tthresh,b) + Voff , and
Voff = 0 V into Equation 3.1. In this case, the upper and lower limits will be in error by
Voff and Voff
[
A
1+A
]
, respectively, which are essentially equivalent as long as the amplifier
gain A is large.
To see why this latter approach typically provides a more accurate estimate of Iphoto than
the former, suppose for a moment that Ceff (Vpd) was actually a constant capacitance Cconst,
independent of Vpd. Substituting Ceff (Vpd) = Cconst, Vpd(tres,end) = Vthresh(tres,end) +
Voff
[
A
1+A
]
and Vpd(tthresh) = Vthresh(tthresh,b) + Voff into Equation 3.1 yields
Iphoto = − Cconst
tthresh,b − tres,end
[
Vthresh(tthresh,b)− Vthresh(tres,end) + Voff
(
1
1 +A
)]
, (3.2)
illustrating that when A is reasonably large the estimate for Iphoto doesn’t depend on Voff .
In reality Cpd(Vpd) is not a constant, but its dependence on Vpd is usually sufficiently weak
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that measuring Iphoto using the auto-zeroed approach provides much of the benefit illus-
trated by Equation 3.2.
While auto-zeroing can significantly reduce the effect of static comparator offsets, resid-
ual FPN due to dynamic effects such as reset transistor charge injection mismatch and
comparator latching mismatch cannot be removed using this technique [66]. These residual
FPN terms can be modeled by a second offset voltage Voff,az in series with the first, which
cannot be measured by the auto-zeroing operation but will add an offset to the measured
threshold crossings. To counteract this residual FPN error, we propose employing a novel
dual-threshold algorithm to capture pixel data. Similar to the single-slope varying-threshold
pixel operation described earlier, the dual-threshold approach employs a single-slope de-
integration interval to measure pixel photocurrent. However, unlike the monotonically
ramping threshold voltage shown previously in Figure 3-4, the dual-threshold algorithm
employs a Vthresh waveform with two separate threshold detection regions, as shown in
Figure 3-6. The additional threshold detection region, implemented between tres,end and
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Figure 3-6: Response of generic time-based pixel to dual-threshold Vthresh waveform.
toff,end, provides an initial pixel threshold crossing at time toff , which varies with the pixel
photocurrent Iphoto and initial value Vpd(t+res,end). After the initial measurement phase ends
at toff,end, Vthresh returns to the original path it traced previously in Figure 3-4. As long
as Iphoto is not so large that it causes Vpd(toff,end) < Vthresh(toff,end), the pixel will reach
threshold for a second time at tthresh, just like it did in the single-threshold case. The
average pixel photocurrent Iphoto can then be estimated using the relation
Iphoto = − 1
tthresh − toff
[ ∫ Vpd(tthresh)
Vpd(toff )
Ceff (Vpd) dVpd
]
, (3.3)
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along with Vpd(toff ) = Vthresh(toff ) + Voff and Vpd(tthresh) = Vthresh(tthresh) + Voff . Since
both the upper and lower integral limits were measured using threshold crossings, both
Vthresh(toff ) and Vthresh(tthresh) will include the unknown offset term Voff,az. Therefore,
based on the arguments presented above centered around Equation 3.2, a nonzero value of
Voff,az won’t introduce significant errors in the Iphoto estimate. On the other hand, in the
standard auto-zero approach, the value of the lower limit is assumed while the upper limit
is measured. In this case, the lower limit will not include the offset Voff,az but the upper
limit will, and nonzero values of this offset will degrade the estimate of Iphoto.
3.3.3 Nonlinear Charge-to-Voltage Conversion
While most Σ−∆ converters [54–56,58,59] as well as dual-slope converters [70] are naturally
immune to capacitive nonlinearity due to inherent properties of these algorithms, the same is
not true of single-slope converters. This fact was observed in the previous section, where the
voltage dependent capacitance Ceff (Vpd) was shown to lead to an undesirable nonlinearity
in the voltage-to-charge inversion employed in Equations 3.1 and 3.3, complicating the
calculation of Iphoto and limiting the effectiveness of the auto-zeroing and dual-threshold
FPN-reduction techniques. One solution to this problem that has been proposed in the
literature is to add a linear charge integrator circuit between the pixel photodiode and
comparator, but this technique requires the addition of an operational amplifier and linear
capacitor to each pixel, at a significant cost in area [40]. The novel solution proposed
here requires the addition of a single linear capacitor to each pixel to linearize the pixel
charge-to-voltage conversion.
To illustrate how this additional capacitor can be used to linearize the pixel response,
consider the two approaches to threshold detection illustrated in Figure 3-7. The approach
shown in part (a) is the basic auto-zeroing technique, which was discussed in detail in
the previous section. The approach shown in part (b), which includes the linear capacitor
Ccoup between nodes Vpd and Vthresh, also begins with an auto-zero phase when Reset
is HIGH, but in this case the unity-negative feedback establishes an initial value Vpd ≈
Vref + Voff
[
A
1+A
]
since the comparator reference level is now fixed at Vref . Once the
reset phase ends at tres,end, Iphoto begins to discharge Vpd while the comparator monitors
its inputs for a threshold condition. Due to the addition of Ccoup, movements in Vthresh
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Figure 3-7: Two approaches to comparator-based threshold detection. (a) Adjustable
threshold level is applied directly to the comparator. (b) Adjustable threshold level is
capacitively coupled to the integrating node. Note that the comparators are assumed to be
ideal for simplicity.
are now capacitively coupled into Vpd1, modulating the amount of charge that Iphoto must
de-integrate from Vpd before the comparator finally detects a threshold condition at time
tthresh,b, where again Vpd = V+ = Vref + Voff .
While these two techniques accomplish similar goals, the latter one offers several impor-
tant advantages, all stemming from the fact that, independent of the size of the movement
in Vthresh, the comparator threshold level remains fixed at Vref +Voff . This leads to several
simplifications in the pixel comparator design, as discussed in Section 4.1.1, but the primary
advantage we are concerned with here has to do with the effective voltage-to-charge conver-
sion of this approach. Since the technique forces Vpd(tres,end) = Vpd(tthresh,b), considering
only these two voltage boundary conditions, it is clear that across the time interval from
tres,end to tthresh,b no net charge is sunk from or sourced to Vpd by Ceff (Vpd). Furthermore,
again only considering these boundary conditions, it is clear that across this same interval
1Note the opposite polarity of movements in Vthresh in the two cases.
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the net charge coupled into Vpd by Ccoup is governed by
∆Qcoup = Ccoup · [Vthresh(tthresh,b)− Vthresh(tres,end)]. (3.4)
Finally, since the net voltage change at Vpd across this time interval is zero, the amount of
charge sunk by Iphoto must be equivalent to the charge sourced by Ccoup. Equating these
two terms yields
Iphoto =
Ccoup
tthresh,b − tres,end [Vthresh(tthresh,b)− Vthresh(tres,end)], (3.5)
which is the linear mapping we desire. If Ccoup is implemented using a linear, well-matched
capacitor such as a metal-insulator-metal (MIM) or poly-to-poly (P2P) structure, a single
global voltage waveform can be used to precisely control the amount of charge each pixel
must de-integrate to reach threshold. The primary cost paid for this linearization is that
the coupling capacitor increases the total parasitic capacitance at Vpd, which as will be
seen in Section 3.4.2, can negatively impact pixel noise performance. As a final note, the
dual-threshold technique can be applied equally well to this capacitively-coupled pixel to
reduce residual FPN terms, and yields the following generalized relationship
Iphoto =
Ccoup
tthresh − toff [Vthresh(tthresh)− Vthresh(toff )], (3.6)
which will serve as the basis for photocurrent calculations in the remainder of this work.
3.3.4 Time-Domain Noise
Since time-based pixels encode photocurrent information in the time-domain, variability in
the latency between the occurrence of a threshold crossing and the recording of timing data
will degrade the overall noise performance of the imager. One group of past time-based
pixel implementations have minimized this effect by incorporating either digital or analog
memory within the pixel to record timing information, similar to the generic time-based
pixel in Figure 3-1 [40–46,49,51,60,62,68–70]. The major drawback of this approach is that
it sacrifices pixel fill factor, which does not exceed 23% in any of these references, even at
a pixel pitch of 45µ m×45 µm [42]. A second group of implementations have chosen to not
record any timing information on the imager chip, and instead employ some variation of
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the address-event representation (AER) communication scheme [50,52,61,63,66,67]. In this
approach, when a pixel detects a threshold crossing event it asynchronously informs a global
arbiter, whose job is to coordinate the transmission of these events, along with the addresses
of the pixels that generated them, to an off-chip entity via a shared communication bus.
Only when an event is received by the off-chip entity is timing information recorded for
the pixel. The major drawback of this approach is its potential to exhibit large, variable
communication latency when exposed to certain degenerate scenes. In particular, many
AER-based imagers perform poorly when exposed to scenes containing large regions of
uniform illumination, which result in many pixels reaching threshold and attempting to
transmit events on the shared communication bus at the same time. One analysis predicts
more than 44% average photocurrent measurement errors across a 720 × 480 AER-based
array exposed to a largely uniformly-illuminated scene [67]. It is worth noting that a
rolling-shutter solution proposed in this same reference is able to reduce these errors to
an acceptable level for this uniformly-illuminated scene. However, this simply shifts the
latency problem onto a different degenerate scene, due to the fundamental inability of the
AER approach to communicate many simultaneous events with low latency.
The approach taken in this work represents a compromise between these two extremes.
The digital memory used to record pixel timing information is integrated on the same
die as the pixels, but is removed from the pixel layout and placed in a separate, parallel
memory array, as shown in the simplified representation in Figure 3-8(a). This improves
pixel fill factor significantly, while leveraging off the high on-chip communication speeds
of modern processes to keep the pixel-to-memory latency low. Additionally, rather than
asynchronously transmit threshold crossing events between the pixels and memory, which
as discussed above introduces scene-dependent latencies, a synchronous time-domain multi-
plexed communication strategy is employed. In this approach, each row of pixels is allotted
small time slices during which it has guaranteed access to a shared column bus and can
transmit pixel threshold information in parallel to the memory array. These time slices oc-
cur on a pre-defined schedule, which is designed to guarantee the resulting pixel-to-memory
latency variance remains below the inherent noise floor of the pixel timing information.
From the pixel and memory cell’s perspective, it is as if there is a virtual switch between
them, which can close only during brief, pre-determined instants in time to transmit the
current state of the pixel Vout signal to the memory cell. A discussion of how the locations
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Figure 3-8: Pixels and memory are implemented in two separate arrays (a) to improve fill
factor, and communication occurs in synchrony with S, introducing bounded timing errors
(b).
of these time slices are chosen can be found in Section 3.4.4, while details of the hardware
implementation of this time-domain multiplexing strategy can be found in Chapter 4.
An important consequence of this synchronous communication scheme is that it guaran-
55
Case Vout(tx) Vout(ty) Comment
1 1 1 Threshold crossing before tx
2 0 1 Threshold crossing between tx & ty
3 0 0 No threshold crossing before ty
- 1 0 Assumed to be impossible
Table 3.1: Truth table for pixel-to-memory communication example.
tees the pixel-to-memory communication latency is bounded, with a pre-determined maxi-
mum timing variance. To make this statement clearer, refer to Figure 3-8(b), which depicts
the locations of two pre-defined pixel-to-memory communication time slices at times tx and
ty, along with the response of the simplified pixel to three different photocurrent levels.
Since the pixel comparator is assumed ideal, Vout will be either LOW or HIGH at tx and ty,
leading to the four possible combinations of state shown in Table 3.1. Each of the three
allowed cases is illustrated by an associated Vpd waveform in the figure, and is interpreted
in the comment column.
For the pair of communication times tx and ty, the most important case is number two,
which corresponds to a threshold crossing between these two times. Labeling Iphoto,x and
Iphoto,y as the levels that would cause the pixel to cross threshold exactly at tx and ty,
respectively, any Iphoto within the range Iphoto,y < Iphoto < Iphoto,x will generate a threshold
crossing within the window tx < t < ty. Since this range of photocurrents cannot be
further distinguished based on the information available to the memory element, it simply
records a digital code corresponding to the expected value of the threshold crossing time
tmid, resulting in a quantization of the pixel information. Under the standard assumption
that the true threshold crossing could have occurred at any time between tx and ty with
uniform probability, the resulting timing variance introduced by this quantization step is
given by
σ2t = σ
2
(t−tmid) =
1
∆T
[ ∫ ∆T/2
−∆T/2
t2dt
]
=
1
∆T
[
t3
3
∣∣∣∣∆T/2
−∆T/2
]
=
∆T 2
12
, (3.7)
where ∆T = ty − tx, as shown in Figure 3-8. Note that this result is independent of the
value tmid, and depends only on the spacing ∆T between successive transmission times in
the synchronous pixel-to-memory communication scheme. Thus, as long as ∆T is chosen
small enough to ensure that σ2t is significantly less than the timing uncertainty introduced by
the other noise sources present in the pixel, the noise introduced by this timing quantization
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will not significantly reduce the SNR of the photocurrent measurement.
The basic time-domain quantization noise analysis presented above will be expanded in
Section 3.4.3, where the entire video frame will be subdivided into a discrete set of time
intervals. The analysis presented there is slightly more general, in that it simultaneously
accounts for both timing and voltage quantization noise terms, allowing movements in the
dual-threshold waveform Vthresh to be included. Together, the movements in Vthresh along
with the discrete set of pixel-to-memory communication times will define the quantization
noise of the imager over its entire photocurrent detection range.
3.3.5 Asynchronous vs. Synchronous Threshold Detection
Among the various time-based pixel implementations discussed in Section 3.3.1, both asyn-
chronous [40,41,43–46,48–52,57,60–63,66–69] and synchronous [42,54–56,58,59,64,65,70]
threshold detection schemes have been employed. Unfortunately, often little or no justifi-
cation has been given as to why one approach was chosen over the other. As demonstrated
by the implementation in [57], the use of a synchronous pixel-to-periphery communica-
tion strategy does not automatically imply that the threshold detection must also occur
synchronously. However, as this section demonstrates, detecting threshold crossings syn-
chronously should result in lower pixel power consumption in this particular application.
Begin by considering Figure 3-9, which contains a simplified pixel schematic along with
two sets of waveforms illustrating pixel operation during both asynchronous (a) and syn-
chronous (b) threshold detection. In the asynchronous approach, the comparator is biased
with a constant current Ibias,a and exhibits a delay of width tdelay between the time its
inputs cross threshold and the time its output Vout crosses VIH – the minimum voltage
where it is guaranteed to be recognized as a digital HIGH level. Such a delay is present in all
real comparators, but its magnitude can be decreased by increasing the comparator band-
width. In employing the synchronous pixel-to-memory communication strategy discussed
in the previous section to sample the output of this asynchronous pixel, this delay can be
effectively counteracted by delaying the sampling of Vout by a similar amount, for example
shifting the ideal sample time of tx to tx + tdelay. In the synchronous approach to threshold
detection shown in part (b) of the figure, rather than biasing the comparator at a constant
current level Ibias,a, it is synchronously turned on at a time tsetup before each ideal sampling
time, where tsetup < tdelay is an additional interval that allows startup transients to die
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Figure 3-9: Simplified asynchronous pixel schematic (a) and operating waveforms illustrat-
ing comparator delay (b).
away. The comparator is left on for a time tdelay + tsetup, at which point its output status
Vout is sampled and transmitted to the memory array, and it is then turned off.
Now that the differences in operation are clear, compare the energy expended by these
two schemes over the two intervals ∆Txy and ∆Tyz shown in the figure. In the asynchronous
case, while tdelay does smear the energy consumption across the ideal threshold detection
boundaries, this smearing is roughly equivalent at both the start and end of each interval,
allowing the energy consumed in an interval ∆T to be given by Easynch = VDD · Ibias,a ·∆T .
In the synchronous case, each comparison simultaneously provides information for the end
of one interval and the start of the next, allowing the energy consumed to be divided
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between the two. This factor of two is counteracted by the fact that comparisons occur at
both the start and end of each interval, giving an average energy consumption Esynch =
VDD · Ibias,a · (tdelay + tsetup) of one comparison per interval. Note that implicit in this
equation is the assumption that (tdelay + tsetup) < ∆T , otherwise the energy consumption
for the synchronous and asynchronous approaches will be the same.
Though this analysis demonstrates that Esynch ≤ Easynch, it does not prove that
Esynch < Easynch. To arrive at this latter inequality, begin by noting that because the
sample times tx + tdelay, ty + tdelay, etc., are defined globally for the entire pixel array, un-
less tdelay is a constant across every pixel, the method employed for counteracting delay will
exhibit some residual timing uncertainty. More explicitly, modeling the delay as a random
variable with average tdelay and variance σ2tdelay , the technique employed will negate the
average delay, but will not counteract the effect of the delay variance. Since this mismatch
is the result of parametric differences between comparator parasitics, its standard devia-
tion σtdelay should scale roughly in proportion to tdelay, i.e., σtdelay ≈ γ · tdelay where γ is a
constant representing the relative mismatch across the array. At this point, recall that the
timing variance introduced by an inter-sample spacing of ∆T is given by (∆T )
2
12 . Assuming
the maximum additional timing variance allowed due to σ2tdelay can be no greater than this
value2, we arrive at the relation
(γ · tdelay)2 ≤ ∆T
2
12
. (3.8)
Taking as an example an array characterized by a 10% delay mismatch (γ = 0.1), a fairly
generous estimate, the maximum allowable delay that will keep the variance below the
desired bound is given by tdelay ≤ 2.89 · ∆T . Returning to the two threshold detection
strategies, since this bound must hold for all intervals, it will be limited by the smallest
interval ∆Txy, leading to the requirement that tdelay ≤ 2.89 ·∆Txy. If the maximum possible
delay tdelay = 2.89 · ∆Txy is used as the design goal for the asynchronous comparator,
the relationship Easynch ≈ Esynch will approximately hold as long as the longest interval
∆Tyz ≤ 2.89 · ∆Txy. However, as will be seen in Section 3.4.4 the ratio ∆Tyz∆Txy can exceed
230× using the proposed algorithm, leading to Esynch < Easynch over these intervals and
for the array as a whole.
2Usually it will be required to be significantly less.
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3.3.6 Power Consumption and Fill Factor
Many of the suggested algorithmic and hardware modifications presented in the previous
sections have cited improvements in pixel fill factor and/or power consumption as potential
benefits. Still, in order to implement the resulting synchronous dual-threshold algorithm,
each pixel must contain a local comparator, linear capacitor, and threshold communication
circuitry, in addition to the obligatory photodiode. Together, these first three components
consume a large fraction of the pixel’s area and power budgets, making their design a
critical step in optimizing the performance of the overall imaging array. A discussion of
their implementations, along with other hardware details, is presented in Chapter 4.
3.4 Synchronous Dual-Threshold Algorithm
The previous section outlined the major limitations encountered in past time-based imager
implementations, and began to explore how these limitations can be addressed through
symbiotic changes at the algorithmic and hardware level. In this section, the synchronous
dual-threshold algorithm that evolved during this discussion is formalized, and its theoret-
ical performance limits are analyzed.
3.4.1 Pixel Topology and Algorithm Overview
Compiling the algorithmic and hardware modifications introduced in Section 3.3, a high-
level view of the proposed synchronous dual-threshold pixel and its associated operating
waveforms can be generated, as shown in Figure 3-10. The pixel topology shown in part (a)
is composed of a synchronous auto-zeroing comparator, linear coupling capacitor, photodi-
ode, and pixel-to-memory communication block, and includes a parasitic voltage-dependent
capacitance between Vpd and GND. Part (b) of the figure illustrates a typical set of pixel
waveforms over a single frame capture. The frame begins with an auto-zeroing reset phase,
which establishes the initial condition Vpd(tres,end) = Vref on the photodiode cathode and
a low voltage level Vthresh(tres,end) on the opposite terminal of Ccoup. The first threshold
crossing phase begins at tres,end, during which Vthresh makes an initial upward step and then
sweeps downward through a range of voltages over the interval from tres,end to toff,end. The
size of the initial step and the voltage sweep are chosen to ensure that all pixels will detect
a threshold crossing during this phase, while the rate at which the comparator and pixel-
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Figure 3-10: Dual-threshold pixel topology (a) and representative operating waveforms (b).
Note the length of the reset and offset phases have been exaggerated to illustrate details
within this time interval.
to-memory communication block are triggered by S is as high as possible. This allows the
voltage sweep to occur in the minimum possible time while simultaneously minimizing the
quantization noise incurred in measuring toff , the first threshold crossing time. The second
threshold crossing phase begins at toff,end, where Vthresh steps up to its maximum level,
coupling the maximum possible amount of charge into Vpd. For much of the remaining frame
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time Vthresh remains fixed at this peak voltage while the comparator and pixel-to-memory
communication block are repeatedly triggered by S at a rate that exhibits a slowing trend
over the course of the frame. In this particular example, the photocurrent is large enough
to cause Vpd to cross Vref during this flat-top region of Vthresh. Based on the polling inter-
val dictated by S in this region, the pixel-to-memory communication block will inform the
pixel’s associated memory element, via the column bus, that the second threshold crossing
tthresh occurred at some time between tx and ty, leading to a second quantization error.
Finally, in the case where the photocurrent is not large enough to force the second threshold
crossing to occur during the flat-top region, Vthresh follows a steep downward descent while
the comparator and communication circuits are again rapidly triggered by S, forcing the
second threshold crossing to occur at some time during the descent.
Since this algorithm ensures that Vpd(toff ) = Vpd(tthresh) = Vref , the net charge sourced
or sunk by the parasitic voltage-dependent capacitance Ceff (Vpd) between toff and tthresh
is guaranteed to be zero. Additionally, since the net change in Vpd over this time interval
is zero, the net charge capacitively coupled into this node by Ccoup due to movements in
Vthresh must be equal and opposite the charge sunk from the node by Iphoto, yielding the
relation
Iphoto =
Ccoup
tthresh − toff [Vthresh(tthresh)− Vthresh(toff )]. (3.9)
This is the same relation expressed in Equation 3.6, repeated here for convenience. Finally,
as discussed previously in Section 3.3.2 this algorithm is relatively immune to static com-
parator offsets due to its use of auto-zeroing, as well as some dynamic offsets such as reset
transistor charge injection and comparator latching mismatch, due to its dual-threshold
recording strategy.
The remainder of this section explores the various attributes of the synchronous dual-
threshold pixel and algorithm outlined above in more detail. Namely, the impact of intrinsic
noise sources on pixel performance is analyzed, a method of choosing the pixel-to-memory
communication times in waveform S is developed based on quantization noise considerations,
and the rationale for the general shape of the Vthresh waveform is presented based on both
quantization noise as well as SNR considerations.
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3.4.2 Intrinsic Noise Analysis
This section analyzes the dominant intrinsic noise sources present in the synchronous dual-
threshold pixel, and shows how each of them impacts the pixel SNR and dynamic range.
Since these noise terms arise due to many different effects across the pixel, it is important
to choose a common node, as well as signal format, to refer them to. The most common
choice, which is adopted here, is to express each in terms of electrons at node Vpd, allowing
the results to be directly compared with the integrated photocurrent charge in its native
format.
Photocurrent Signal and Shot Noise
Deriving the number of photo-generated electrons collected by the pixel due to an input
Iphoto is complicated by the fact that the answer depends on the exact shape of the Vthresh
waveform. This is demonstrated by the relationship presented in Equation 3.9, which states
that the amount of charge collected during the integration is a function of the values of
Vthresh at times toff and tthresh. Since at this point we have not explicitly defined this
waveform, it may seem pointless to proceed with the current task. Fortunately, several
approximations can be made, based solely on the general shape of Vthresh shown in Figure
3-10, that yield results within a few percent accuracy. This is deemed reasonable in trade
for the insight gained from the simplified form of the resulting equations, and can always
be corrected for in numerical simulations once Vthresh has been established.
To visualize a method of solving this problem, consider the graphical representation of
Equation 3.9 shown in Figure 3-11. This figure interprets the equation as the result of
defining an effective charge threshold waveform Qthresh = Ccoup · Vthresh and looking for
the points in time where the total integrated charge due to Iphoto intersects it. The benefit
of this viewpoint is that it offers an equivalent but conceptually simpler interpretation of
the dual-threshold algorithm, since it avoids the nonlinearities present in the Vpd waveform
shown in Figure 3-10.
Based on this new interpretation of the dual-threshold algorithm, the total photo-
generated charge is now given byQphoto = Qthresh(tthresh)−Qthresh(toff ), which still requires
Vthresh to be explicitly defined in order to yield a solution. Instead, the approach taken here
will be to approximate the Qthresh waveform using the ideal waveform Qthresh,ideal shown in
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Figure 3-11: Graphical interpretation of dual-threshold algorithm as charge threshold op-
eration.
Figure 3-12, and use this waveform to solve for Qphoto as a function of Iphoto. The removal
of the initial threshold crossing phase as well as the brick-wall response at time tframe,end
results in a slight overestimate of the total charge collected by an amount ∆Q1 + ∆Q2,
as shown in the figure. However, the error introduced by this approximation is usually
on the order of a few percent, primarily due to the fact that the in designing the Vthresh
waveform, the goal is to lie as close to Vthresh,ideal as possible at every point in time (see
Section 3.4.4). The utility of this approximation is that we can immediately see that the
tframe,end
Qthresh
Qmax = Ccoup Vthresh,max
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Q
∆Q1
∆Q2
Qthresh,ideal
toff,end
Figure 3-12: Ideal charge threshold waveform used for noise analysis.
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number of electrons collected for a given input photocurrent is defined by
e−photo,sig(Iphoto) =

Ccoup·Vthresh,max
q if Iphoto ≥
Ccoup·Vthresh,max
tframe,end
,
Iphoto·tframe,end
q if Iphoto <
Ccoup·Vthresh,max
tframe,end
.
(3.10)
We can also determine that the maximum non-saturating photocurrent level is defined by
Iphoto,max =
Ccoup · Vthresh,max
toff,end
, (3.11)
which demonstrates why it is important for the offset-measurement phase of the algorithm
be as short as possible. Finally, since the photo-generated shot noise electron variance is
equivalent to the number of charges collected (see Section 2.3), we can define
σ2
e−photo,shot
(Iphoto) = e−photo,sig(Iphoto). (3.12)
Dark Current Shot Noise and Fixed-Pattern Noise
Even under zero incident illumination all real photodiodes exhibit some level of average
reverse-bias leakage current Idark due to thermal carrier generation. Since the value of
Iphoto modulates the effective pixel integration time tint = tthresh − toff , the amount of
charge integrated at Vpd due to Idark will be input-dependent. Using the same ideal charge
threshold waveform Qthresh,ideal as in the previous section, this integration time can be
approximated to be
tint(Iphoto) =

Ccoup·Vthresh,max
Iphoto
if Iphoto ≥ Ccoup·Vthresh,maxtframe,end ,
tframe,end if Iphoto <
Ccoup·Vthresh,max
tframe,end
.
(3.13)
The number of electrons integrated at a given pixel due to Idark can then be represented as
a function of both Idark and Iphoto using
e−dark,avg(Idark, Iphoto) = Idark · tint(Iphoto) (3.14)
Employing a set of reference dark pixels which are shielded from input illumination, the
average value of Idark can be estimated for the pixel array, allowing the average number of
65
electrons e−dark,avg(Idark, Iphoto) collected by each pixel in the array to be calculated and sub-
tracted. However, similar to the photocurrent, Idark exhibits a shot noise electron variance
given by
σ2
e−dark,shot
(Idark, Iphoto) = e−dark,avg(Idark, Iphoto), (3.15)
which cannot be counteracted due to its random nature. Additionally, the average value of
Idark varies across the array, and is best approximated as a random variable with a variance
σ2Idark , leading to a dark-current fixed-pattern noise with an electron variance of
σ2
e−dark,FPN
(Idark, Iphoto) = σ2Idark ·
[
tint(Iphoto)
q
]2
. (3.16)
The only way to eliminate this FPN term would be to periodically measure and store the
average dark current of each pixel in the array, and individually subtract these measured
values from each image frame. This requires the use of a mechanical shutter to periodically
zero the array illumination, and is not implemented in this work.
It is instructive to view the behavior of these dark current shot and fixed-pattern noise
terms, along with the photocurrent signal and shot noise term, graphically as a function
of Iphoto. Since the ultimate goal is to gain insight into the pixel signal-to-noise ratio
and dynamic range, it makes the most sense to plot the power of each of these terms, in
electrons2, as is done in Figure 3-13. The figure caption lists the representative set of pixel
parameters used to generate this plot. The main features to notice in this plot are the
following:
• At the lower end of the photocurrent range, the photo-generated signal power grows
at 20 dB/dec, while the photo-generated shot noise grows at only 10 dB/dec. This is
due to the fact that the total collected photo-generated charge grows in proportion to
Iphoto in the lower region of the Qthresh characteristic (see Figure 3-12), resulting in
proportional growth in the shot noise variance and squared growth in the signal power.
Since the effective integration time remains fixed at its maximum level tframe,end
over this range of inputs, the dark current shot and fixed-pattern noise terms remain
constant.
• The knee observed in all of the signals just above 0.3 pA is due to the total integrated
photo-charge intersecting the flat-top region of Qthresh for the first time (see Figure 3-
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Figure 3-13: Plot of photo-generated signal and shot noise power, and dark current shot
noise and FPN power as a function of photocurrent. Equations 3.10 – 3.16 were used to
generate these plots, along with the following parameters: toff,end = 128 µs, tframe,end =
30 ms, Ccoup = 8 fF, Vthresh,max = 1.2 V, Idark = 0.4 fA, and σ2Idark = [(0.1) · Idark]2.
12). This knee also marks the location where the standard active pixel sensor with the
same parameters would saturate. Past this input level, the amount of charge collected
before the pixel reaches tthresh remains fixed, thus so does the power and variance of
this charge. Since tint ∝ 1Iphoto in this flat-top region, the dark current shot noise and
fixed-pattern noise decrease at -10 dB/dec and -20 dB/dec in this region, respectively.
• All of the waveforms stop abruptly at 75 pA due to the fact that this is the maximum
input level that can be sensed before the pixel saturates, as can be calculated by
substituting the given parameters into Equation 3.11.
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Offset Fixed-Pattern Noise
Offset fixed-pattern noise appears as non-uniformities in the response of an imaging array
exposed to uniform illumination due to pixel- and/or column-level circuit offsets. The most
significant source of offset in past time-based imagers has been attributed to comparator
input-referred offset voltage [52, 57, 60], which, as discussed in detail in Section 3.3.2, can
be significantly reduced by employing auto-zeroing during pixel reset [63, 66–68,71]. Addi-
tional sources of offset FPN due to finite comparator gain, reset transistor charge injection
mismatch, and comparator latching mismatch, were also mentioned in that section. These
residual terms, which cannot be removed using auto-zeroing, prompted the introduction of
the dual-threshold algorithm, which effectively counteracts them. As a result, errors due to
offset FPN should be negligible in the dual-threshold pixel.
Reset Noise
During the pixel auto-zero phase, the unity-negative feedback loop around the comparator
establishes an initial value at the photodiode cathode of Vpd ≈ Vref +Voff
[
A
1+A
]
, where Voff
is the static input-referred comparator offset voltage, and A is the comparator open-loop
gain. In addition to being driven to this DC level, the node is also subject to random voltage
fluctuations due to both thermal and 1/f noise in the amplifier, reset transistor, Vthresh
generator, and photodiode parasitic resistance. When the auto-zero phase ends at time
tres,end, both the DC level and the instantaneous value of the noise fluctuation are sampled
onto Vpd, resulting in a random offset voltage that is fixed for the remainder of the current
frame, but that varies from frame-to-frame. Typically, due to the large bandwidths involved
during the auto-zero phase, the reset noise is dominated by the thermal components, which
generate an electron variance at Vpd that is governed by
σ2
e−thermal,reset
=
N · kT · [Ccoup + Ceff (Vref )]
q2
, (3.17)
where N is a scaling factor that accounts for the effective number of noise generators present
in the circuit, and the voltage dependent capacitance Ceff (Vpd) is evaluated at the average
DC level Vref . Fortunately, though the magnitude of this noise can be significant, since
it manifests as a sampled offset that is fixed between the times tres,end and tframe,end of a
given frame, it will be counteracted by the dual-threshold algorithm. Thus, errors due to
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this effect should be negligible in the dual-threshold pixel.
Read Noise
The thermal and 1/f noise sources mentioned above also affect the pixel during the threshold
crossing phases of operation by temporally perturbing the effective comparator threshold
level around its desired average value. The comparator, Vthresh generator, and photodiode
parasitic resistance are the primary contributors to this noise term. To account for these
terms, their individual power-spectral densities are integrated over the pixel’s effective band-
width, which is usually limited by the comparator, and are then combined and referred to
the comparator’s input terminals to provide an effective voltage variance of σ2v,read. This in
turn can be cast as an electron variance at Vpd using the relation
σ2
e−read
≈ 2 · σ2v,read ·
[
Ccoup + Ceff (Vref )
q
]2
, (3.18)
where the factor of two accounts for the fact that the dual-threshold algorithm employs two
threshold crossings, between which the read noise should be uncorrelated. This equation
ends up slightly overestimating the read noise due to the fact that the low-frequency portions
of the 1/f noise are in fact correlated between the two threshold crossings, and are partially
canceled by the algorithm for the same reason that reset noise and offset FPN noise are.
Gain Fixed-Pattern Noise
The final major intrinsic noise contribution in the time-based pixel is due to gain fixed-
pattern noise. Similar to offset FPN, this term also results in non-uniformities in the
response of the array when it is exposed to uniform illumination, but is due to gain rather
than offset mismatch between the pixels. To understand the roots of this FPN effect,
consider the manner in which the pixel response given in Equation 3.9 depends on the value
of Ccoup. Random variations in this capacitance from pixel-to-pixel introduces a random
scaling, or gain, factor in the response of each pixel. A similar gain mismatch can also arise
due to pixel-to-pixel variation in the illuminance-to-photocurrent conversion described by
Equation 2.2. The net gain error can be modeled by a single random variable αgain,FPN ,
which scales the response of each pixel, and exhibits a mean and variance across the pixel
array of αgain,FPN = 1 and σ2αgain,FPN , respectively. Since the number of photo-generated
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electrons collected by each pixel is interpreted using the expected value of αgain,FPN = 1, the
measured versus true number of electrons at Vpd will in error by the pixel’s particular value
of the scaling random variable αgain,FPN . This pixel-to-pixel mismatch can be modeled as
a variance in the number of electrons at node Vpd defined by
σ2
e−gain,FPN
= σ2αgain,FPN · [e−photo,sig(Iphoto)]2. (3.19)
Similar to offset FPN, gain FPN can in theory also be counteracted by measuring and
storing the gain error of each pixel, and multiplying each image frame by this reference
frame. This is usually not implemented, and is not employed in this work.
Pixel Signal-to-Noise Ratio and Dynamic Range
By adding the read noise and gain fixed-pattern noise terms to the plot shown in Figure
3-13, we arrive at the overall pixel signal and noise power dependencies shown in Figure
3-14. As predicted by Equations 3.18 and 3.19, the pixel read noise is constant, independent
of Iphoto, while the gain FPN grows as a fixed fraction of the signal power. Additionally,
the total noise power, which is calculated by assuming all of the displayed noise powers are
uncorrelated and therefore can be summed directly, is shown in this plot. The utility of this
plot becomes evident if we consider the equations for the pixel SNR and dynamic range,
which are given by
Signal-to-Noise Ratio = 10 · log10
[
Signal power
Total noise power
]
, (3.20)
and
Dynamic Range = 20 · log10
[
Maximum non-saturating input
Minimum detectable signal
]
, (3.21)
Since log[ab ] = log(a)− log(b), the pixel SNR can be interpreted graphically as the vertical
distance between the signal and total noise power curves shown in the figure. Further, we can
immediately see that the signal and total noise powers are equal for an input level of roughly
Iphoto = 0.12 fA, and that the maximum non-saturating input is roughly Iphoto = 75 pA,
putting the dynamic range of this pixel at around 116dB. The plots reveal other useful
information as well, such as the fact that attempting to reduce the photodiode dark current
fixed-pattern noise will not significantly improve our dynamic range, as it is primarily limited
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Figure 3-14: Plot of all dominant pixel signal and noise terms. Equations 3.10 – 3.19
were used to generate these plots, along with the following parameters: toff,end = 128 µs,
tframe,end = 30 ms, Ccoup = 8 fF, Vthresh,max = 1.2 V, Idark = 0.4 fA, σ2Idark = [(0.1) ·Idark]2,
Vref = 0.85 V, Ceff (Vref ) = 8.45 fF, σ2v,read = 15× 10−9 V2, and σ2αgain,FPN = (0.01)2.
by the read noise at low photocurrents. Also notable is the fact that, since the gain FPN
grows as a fixed fraction of the signal power, the maximum SNR we can hope to achieve
out of the pixel is limited to
SNRmax = 10 · log10
[ [e−photo,sig(Iphoto)]2
σ2
e−gain,FPN
]
= 10 · log10
[
1
σ2αgain,FPN
]
. (3.22)
This shows that with 1% gain mismatch variance, the SNR can be no greater than 40 dB,
which agrees well with the maximum SNR observed in Figure 3-14.
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3.4.3 Quantization Noise Analysis
The goal of this section is to develop a set of bounds that must be met by Vthresh and
the pixel-to-memory communication timing waveform S, in order to guarantee that the
resulting quantization noise remains below the intrinsic pixel noise floor derived above. To
accomplish this goal, the charge threshold waveform Qthresh that was previously discussed
in Section 3.4.2 will be analyzed over its three different regions of operation.
Descending Edge of Qthresh
The charge threshold waveform Qthresh is shown in Figure 3-15 along with a line of inte-
grating charge resulting from a low-level photocurrent input Iphoto. Focusing on the zoomed
toff,end tframe,end
Qthresh
Q
Iphoto
tframe,endtytx
tmid
∆Q
Figure 3-15: Derivation of quantization noise for low Iphoto levels using Qthresh.
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view, suppose tx and ty are two successive times at which the pixel’s threshold status is
transmitted to its memory element. If the pixel’s integrated charge crosses Qthresh during
this interval, this choice of transmission times will result in a quantized threshold crossing
time of tmid =
tx+ty
2 being recorded. As drawn, the integrating charge crosses Qthresh at
exactly tmid, resulting in no error between the quantized and true threshold crossing times.
However, if the initial conditions of this charging ramp happened to be perturbed, for ex-
ample due to charge uncertainty resulting from reset noise, the integrating charge could
cross Qthresh as early as t+x or as late as t
−
y , resulting in a time-domain quantization error
between the true versus recorded threshold crossing times. Note that this error arises due
only to an uncertainty in the exact threshold crossing time – if the exact time were known,
the amount of charge present at Vpd at that moment could be inferred through Qthresh, and
is therefore completely deterministic.
Instead of leaving this error in the time domain, we would like to refer it to an equivalent
uncertainty in the the charge domain, since this is the format in which all of the intrinsic
noise sources have been represented. This can be accomplished by taking tmid to be the
true threshold crossing time, and calculating the range over which the charge at this instant
in time must be allowed to vary to account for all possible ways the integrating charge can
cross tmid. As depicted in the zoomed view, the resulting charge uncertainty ∆Q can be
expressed as
∆Q = ∆Qthresh + Iphoto ·∆T, (3.23)
where ∆Qthresh = [Qthresh(tx) − Qthresh(ty)] and ∆T = (ty − tx). Since we don’t know
the true manner in which the integrating charge traversed this interval, apply the standard
assumption that all possible traversals occur with equal probability. This allows the result
of Equation 3.7 to be employed, and yields an effective electron variance at Vpd of
σ2
e−quant,low
=
1
12
·
[
∆Q
q
]2
=
1
12
·
[
∆Qthresh + Iphoto ·∆T
q
]2
. (3.24)
Typically, ∆T is chosen to be the smallest available interval ∆Tmin to minimize the differ-
ence between Qthresh and Qthresh,ideal over the descending regions of these waveforms. As
a result, once ∆Tmin is known, only ∆Qthresh needs to be chosen.
To yield further insight into this result, note that applying a standard analog-to-digital
conversion at a fixed time tmid with step size ∆Qthresh would yield the same quantization
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noise as given by this equation with ∆T = 0. The additional charge uncertainty introduced
by the Iphoto ·∆T term accounts for the fact that the input can continue to vary while the
A/D conversion is being performed.
Flat-Top Region of Qthresh
Moving now to the flat-top region of Qthresh, as shown in Figure 3-16, suppose tx and ty
are chosen as a new pair of times for the pixel-to-memory communication to occur. As in
the previous case, due to potential variations in the exact threshold crossing time, a time-
domain quantization error will occur which we would like to represent as if it were due to a
charge uncertainty at time tmid. The required charge uncertainty ∆Q at time tmid is again
Qmax = Ccoup Vthresh,max
toff,end tframe,end
Qthresh
Iphoto
Q
ty
tx
tmid
∆Q
Figure 3-16: Derivation of quantization noise for high Iphoto levels using Qthresh.
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illustrated in the zoomed view, and is defined by the relation given previously in Equation
3.23. However, in this case, ∆Qthresh = 0 due to the fact that Qthresh is flat in this region
of operation. Thus, we obtain the simplified form for the electron variance at Vpd of
σ2
e−quant,high
=
1
12
·
[
∆Q
q
]2
=
1
12
·
[
Iphoto ·∆T
q
]2
. (3.25)
Further insight can be gained into this result by making the approximation that Iphoto ≈
Qmax
tmid
, which is fairly accurate due to the fact that at these high photocurrent levels the
initial conditions are too small to significantly perturb this relation. Substituting this
approximation for Iphoto into Equation 3.25 yields
σ2
e−quant,high
=
1
12
·
[
Qmax
q
]2
·
[
∆T
tmid
]2
, (3.26)
which demonstrates that it is the relative uncertainty in the threshold crossing time ∆Ttmid
that controls the quantization noise over this region of the characteristic.
Offset-Measurement Region of Qthresh
The final source of pixel quantization noise arises during the initial threshold crossing of
the offset-measurement phase, which is illustrated in Figure 3-17. Notice that there is no
conceptual difference between this phase of operation and the descending region of Qthresh
discussed above. Therefore, the charge quantization error will be the same as in that case,
and is given by
σ2
e−quant,off
=
1
12
·
[
∆Q
q
]2
=
1
12
·
[
∆Qthresh + Iphoto ·∆T
q
]2
, (3.27)
where again ∆Qthresh = [Qthresh(tx) − Qthresh(ty)] and ∆T = (ty − tx). As before, ∆T is
chosen to be the smallest available interval ∆Tmin, which in this case minimizes the length
of the offset phase and increases the maximum non-saturating photocurrent, defined by
Equation 3.11. Thus, once ∆Tmin is known, only ∆Qthresh needs to be designed. Finally,
one difference that does arise between the descending region at the end of Qthresh and this
offset measurement region is that in the former case it is guaranteed that Iphoto ≤ Qmaxtframe,end ,
while in the latter Iphoto can span the entire range of potential photocurrents.
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toff,end tframe,end
Qthresh
Q
tytx toff,end
∆Q
Iphoto
tmid
Figure 3-17: Derivation of offset-measurement region quantization noise.
3.4.4 Defining Vthresh and S
Armed with the noise analysis presented above, we are now in a position to define the
threshold waveform Vthresh and pixel-to-memory communication timing waveform S. Based
on this prior analysis, it is clear that Qthresh = Vthresh · Ccoup should be designed to lie
as close as possible to the ideal waveform Qthresh,iedal shown in Figure 3-12, and that the
length of the offset measurement phase should be kept as short as possible. Besides ensuring
the accuracy of the assumptions that have been previously made, working to meet these
goals also enables each pixel to collect as close to the theoretical maximum number of
electrons possible for a given photocurrent level, which helps maximize its overall SNR.
The remaining goal is to ensure that the waveforms’ resulting quantization noise remains
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negligible in comparison to the intrinsic pixel noise floor. These requirements actually leave
significant flexibility in the exact definitions of Vthresh and S, particularly the quantization
noise requirement, which can be met by various combinations of sample timings and voltage
movements. Therefore, only the general strategy that was used to design the Vthresh and S
waveforms will be outlined here.
Step 1: Check Quantization Noise Limit Due to ∆Tmin
Determine the expected value for ∆Tmin, which will be limited by the amount of time re-
quired by the hardware imager to perform two successive comparisons and pixel-to-memory
threshold transfers across the entire pixel array. Use the resulting value to add the electron
variance noise term
σ2
e−quant,min
= 2 · 1
12
·
[
Iphoto ·∆Tmin
q
]2
, (3.28)
to the noise plot of Figure 3-14. Based on Equations 3.24, 3.25, and 3.27, this term repre-
sents a lower bound on the achievable quantization noise, which is fundamentally limited
by ∆Tmin. The factor of two accounts for the two quantization errors accrued using the
dual-threshold algorithm, one during the initial threshold crossing and one during the sec-
ond threshold crossing. Look for locations where this quantization noise approaches the
intrinsic noise floor of the pixel, signaling a potential decrease in pixel SNR that can only
be counteracted by working to reduce ∆Tmin. A representative plot has been generated
for the example pixel using ∆Tmin = 1.5 µs, and is shown in Figure 3-18. At the highest
photocurrent levels, the quantization noise bound lies less than 10 dB below the intrinsic
noise floor, and will slightly reduce this pixel’s SNR in this region.
Step 2: Generate Descending Edge of Vthresh and S
Begin generating the Vthresh and S waveforms starting at time tframe,end with Vthresh ini-
tialized to a low voltage level and working backwards in time, as shown in Figure 3-19. This
waveform terminus serves as the final comparison and pixel-to-memory threshold transmis-
sion time on the waveform S. To generate the next-to-last transmission time, take a step of
width ∆Tmin backward along the time axis, and increment Vthresh upward by an amount
∆Vlow. The value of this voltage increment is chosen such that σ2e−quant,low
, given in Equa-
tion 3.24, remains a factor of fquant,power below the low-photocurrent noise floor shown in
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Figure 3-18: Plot of pixel signal, noise floor, and quantization noise lower bound for dual-
threshold crossing algorithm with ∆Tmin = 1.5 µs.
Figure 3-18. Continue generating preceding transmission times and Vthresh voltage steps by
repeating this procedure of stepping backwards along the time axis by an amount ∆Tmin,
and incrementing the Vthresh waveform upwards. Note that at each location on the Vthresh
waveform, we can use the approximate relationship Iphoto ≈ Ccoup·Vthresh(tthresh)tthresh to estimate
the photocurrent level that can be expected to cause a threshold crossing to occur in that
region of the curve3. This photocurrent estimate, along with noise plot in Figure 3-18, can
then be used to determine the intrinsic pixel noise floor, enabling the step size of Vthresh to
increase as the noise floor rises. This allows Vthresh to reach its flat-top region at tflat-top,end
using the least amount of time and number of comparisons. The final voltage step between
times (tflat-top,end + ∆Tmin) and tflat-top,end may be smaller than the preceding step size
∆Vhigh, but this simply results in reduced quantization noise and is of no consequence.
3This is approximate because it assumes the initial condition of zero charge on Vpd at time zero.
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∆Vhigh
Vthresh,max
tframe,end
S
∆Tmin
tflat-top,end
∆Vlow
Figure 3-19: General strategy for generating descending edge of Vthresh and S.
Step 3: Generate Flat-Top Region of Vthresh and S
The design of the flat-top region begins at tflat-top,end, the final transmission time generated
by the previous step, and proceeds backwards in time as illustrated in Figure 3-20. Since
the value of Vthresh is fixed at Vthresh,max over this entire region, only a set of appropriate
transmission times needs to be defined. The particular times must be chosen such that
∆T
tmid
≤ β for each interval, where β is the value of this ratio that ensures the quantization
noise power σ2
e−quant,high
, given by Equation 3.26, lies a factor of fquant,power below the pixel’s
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Vthresh,max
tflat-top,end
S
toff,end tprev
∆Tfirst∆Tlast
Figure 3-20: General strategy for generating flat-top region of Vthresh and S.
intrinsic noise floor. Once β has been calculated, which only needs to be done once since
the intrinsic noise floor is fixed in this region, the remaining task is to choose transmission
times that satisfy ∆Ttmid ≤ β. Starting with the known transmission time tflat-top,end, we can
implicitly define the location of a slightly earlier transmission time tprev by requiring that
it meet the constraint
∆Tfirst
tmid
=
[tflat-top,end − tprev][ tflat-top,end+tprev
2
] = β. (3.29)
Solving this equation for tprev gives
tprev = tflat-top,end ·
[
2− β
2 + β
]
, (3.30)
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which demonstrates that this earlier transmission time is located at a fixed fraction of the
known transmission time. This relationship can be recursively applied to yield additional
transmission times, all of which meet the required constraint, until either ∆Tlast · 2−β2+β <
∆Tmin or time toff,end is reached. Regardless of which condition terminates the recursion,
the first sampling time of the flat-top region is considered to be toff,end.
Step 4: Generate Offset Region of Vthresh and S
The design of the offset region begins at time zero4 and at an offset voltage of Voff,max
and proceeds forward in time, as shown in Figure 3-21. The value Voff,max is chosen
high enough that all pixels in the array, regardless of their exact initial conditions and
photocurrent levels, are guaranteed to generate an initial threshold crossing event during
the offset phase. The first comparison and transmission time occurs at time ∆Tmin and
voltage Voff,max. The next comparison and transmission occurs at time 2 · ∆Tmin, and
voltage Voff,max − ∆Vhigh,off , where the voltage step size is chosen small enough to keep
σ2
e−quant,off
, defined in Equation 3.27, at least a factor of fquant,power below the pixel’s high-
photocurrent intrinsic noise floor. We can continue generating new transmission times and
Vthresh offset steps by repeating this procedure of stepping forwards along the time axis
by an amount ∆Tmin, and decrementing the Vthresh waveform downwards. Similar to the
descending portion of the waveform discussed earlier, different photocurrent levels should
intersect this offset waveform at different times, with some perturbations added on top
due to variations in initial conditions. We can again use the approximate relationship
Iphoto ≈ Ccoup·Vthresh(toff )toff to estimate the photocurrent level that can be expected to cause a
threshold crossing in a particular region of the offset waveform. This photocurrent estimate,
along with noise plot in Figure 3-18, can then be used to determine the intrinsic pixel noise
floor in that region, and the step size can be adjusted accordingly. This is particularly
important as we move downward in voltage during the offset phase because the intrinsic
noise floor decreases for lower photocurrents, requiring the step size to be reduced.
Example
A MATLAB script was written combining the approaches outlined above to automatically
generate Vthresh and S given a set of input pixel parameters [72]. An additional constraint
4The pixel reset phase is impelemented at the very end of the previous frame to allow for this.
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∆Vhigh,off
Voff,max
S
∆Tmin
∆Vlow,off
Figure 3-21: General strategy for generating offset phase of Vthresh and S.
was added to the script requiring Vthresh’s voltage steps be discrete multiples of a unit
step size ∆VLSB, enabling the waveform to be generated exactly using a DAC with this
minimum step size. A representative Vthresh waveform created by this script is shown in
Figure 3-22. It is plotted using discrete points to illustrate both its voltage level and the
transmission timing of S. A close-up view of the offset region of the waveform is shown in
Figure 3-23. A knee was implemented in the offset region to take advantage of the intrinsic
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Figure 3-22: A representative Vthresh waveform designed to contribute a quantization noise
power a factor of fquant,power = 10 below the intrinsic pixel noise floor shown in Figure 3-18.
The waveform contains a total of 835 sample times, a maximum inter-sample interval ratio
of more than 230 ×, and was designed using the following parameters: ∆Tmin = 1.5 µs,
tframe,end = 30 ms, Ccoup = 8 fF, Vthresh,max = 1.2 V, and a DAC minimum step size of
∆VLSB =
Vthresh,max
212−1 .
noise floor varying with photocurrent level. Even subject to uncertain initial conditions,
low-level photocurrents should cross threshold below the knee voltage, where small voltage
steps are employed to minimize quantization noise. Only higher-level photocurrents should
reach threshold above the knee voltage, where larger steps can be used to help minimize
the overall length of the offset interval. More complicated approaches employing multiple
knees can be imagined, but were not explored. A close-up view of the descending edge of
the waveform is shown in Figure 3-24. Unlike the sharp knee-based step size adaptation
employed in the offset region, the descending edge step size is smoothly adapted to allow
the quantization noise to track the changing intrinsic noise floor, allowing both the number
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Figure 3-23: Close-up view of the Vthresh waveform offset region, illustrating the knee
adaptation in step size.
of comparisons and the width of this interval to be minimized.
An updated noise plot that includes the quantization noise power associated with this
particular Vthresh waveform is shown in Figure 3-25. The discrete jumps visible in the
quantization noise power above 1 fA are due to the discrete step size limitation imposed by
the DAC. Notice that at very high photocurrent levels the quantization noise power begins
to rise due to the intrinsic limit set by ∆Tmin, as discussed earlier, but then disappears
just below 60 pA. This location marks the Iphoto,max level associated with this particular
Vthresh waveform, and is slightly lower than the upper limit in the remaining curves because
they were generated assuming toff,end = 128 µs, while for this particular Vthresh waveform
toff,end ≈ 162 µs.
3.5 Summary
This chapter discussed the intrinsic advantages of time-based imagers, as well as the main
disadvantages that have been observed in past implementations based on this approach. It
then introduced a novel dual-threshold algorithm and capacitively-coupled pixel architecture
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Figure 3-24: Close-up view of the Vthresh waveform descending edge, illustrating the smooth
adaptation in step size.
that together addressed many of these past limitations. Some of the highlights of this
approach include:
• The dual-threshold algorithm achieves wide-dynamic range, high SNR, and is inher-
ently insensitive to offset fixed-pattern noise.
• The capacitively-coupled pixel exhibits an inherently linear response, with only a
minimal increase in pixel hardware.
• Time-domain quantization errors associated with the synchronous pixel-to-memory
communication can be engineered to lie well-below the intrinsic pixel noise floor,
preserving the inherent pixel SNR. This allows the pixel memory to be transferred to
a separate on-chip array, improving fill factor.
85
10
-16
10
-15
10
-14
10
-13
10
-12
10
-11
10
-10
-20
0
20
40
60
80
100
Iphoto (A)
10
-17
10
 lo
g
10
(e
   
) (
d
B
)
-2
ephoto,sig
-2
σequant,min-
2
σetotal-
2
σequant-
2
Figure 3-25: Plot of pixel signal, noise floor, and quantization noise contributed by the
example Vthresh waveform shown in Figure 3-22.
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Chapter 4
Prototype Imager Design
The previous chapter introduced a novel time-based dual-threshold wide-dynamic-range
imaging algorithm and analyzed its operation and performance, primarily from a systems
perspective. The present chapter expands upon this work by discussing the design of a
prototype imager implementing this wide-dynamic-range algorithm in a standard 0.18µm
CMOS process. The prototype imager is composed of several major interacting blocks, as
illustrated in Figure 4-1. As the details of each block are discussed in the following sections,
the reader may find it helpful to refer to this figure as a reminder of how they collectively
form the imager as a whole.
4.1 150 × 280 Spiking Pixel Array
An array of 150 × 280 spiking pixels forms the core of the prototype time-based imager.
The right-most 24 columns of the array are covered with a metal shield to block incoming
photons, allowing them to serve as a dark current reference for the array, while the remaining
150 × 256 segment of the pixel array is available for image capture. Other than the metal
photon shield, all pixels in the array are identical in design and layout, and are constructed
as described below.
4.1.1 Spiking Pixel Design
As discussed in Chapter 3, each time-based pixel is built from four key components: a
photodiode, a comparator, a linear capacitor, and some form of memory. While integrating
the memory within the pixel enables low-latency communication between the memory and
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Figure 4-1: Block diagram of prototype imager chip.
comparator – a critical feature for recording time-encoded information – it can seriously
degrade pixel fill factor [40–46,49,51,60,62,68–70]. In an effort to maximize fill factor, the
prototype imager implements the pixels and memory as two separate arrays, as shown in
Figure 4-1. Ensuring low-latency communication between these two arrays is critical (and is
discussed in Section 4.2), however for the moment we will only consider the resulting modi-
fication to the local pixel topology: the memory is replaced with a spike-generation circuit.
A block-level view of the prototype spiking pixel with the aforementioned modification is
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Figure 4-2: Block level spiking pixel schematic.
shown in Figure 4-2. The design of each pixel component is discussed below.
Photodiode
In standard CMOS processes, several p-n junctions are available for implementing the pixel
photodiode, each with their own unique properties. In order to select the optimal junction,
it is helpful to review the various factors that affect photodiode and pixel performance:
• From the perspective of photon-to-photocurrent conversion, a junction with a large
space-charge region width is desirable, as this increases the electron collection volume
and thus quantum efficiency. Based on Equation 2.3, it is clear that a junction’s space-
charge region width increases as the doping of the lightly-doped side is decreased.
• The junction depths in modern processes lie in the range of 0.2 µm to 2.0 µm below
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the wafer surface, while the range of depths over which visible photons are absorbed
is on the order of 0.7 µm to 20 µm (see Section 2.1). Therefore, we would expect the
deeper junctions to exhibit superior quantum efficiency in the green-to-red region of
the visible spectrum.
• As shown in Equation 3.18, the pixel’s input-referred comparator noise yields an effec-
tive r.m.s electron noise at the integrating node that is proportional to the parasitic
capacitance at this node. The reverse-biased photodiode’s contribution to this para-
sitic is dominated by its depletion capacitance, which is commonly modeled by
Cdep = Cjo ·Area ·
[
1− Vd
φo
]−mj
+ Cjswo · Perimeter ·
[
1− Vd
φswo
]−mjsw
, (4.1)
where Cjo (Cjswo), φo (φswo), and mj (mjsw) represent the zero-bias junction capac-
itance per unit area (perimeter), bottom-face (sidewall) junction built-in potential,
and bottom-face (sidewall) grading coefficient, respectively, and Vd is the forward bias
across the diode. Based on this equation, for a photodiode with a given area and
perimeter, Cdep can be minimized by selecting a junction with low Cjo and Cjswo and
increasing the reverse bias across it.
• It is advantageous to employ a photodiode with a small reverse-bias leakage current,
or dark current, to minimize extraneous noise in dim illumination conditions. Two
separate mechanisms can contribute to the overall reverse-bias leakage of a junction.
First, the saturation current given by
Is = qAn2i
( 1
NA
De
Le
+
1
ND
Dh
Lh
)
(4.2)
flows through any reverse-biased diode. Second, thermal carrier generation within
the junction space-charge region contributes an additional leakage term that can be
modeled by
Igen =
qAniwSCR
2
√
τeoτho
. (4.3)
Without delving into the details of these equations, two important dependencies can be
immediately seen that have direct impact on our junction choice. The first equation
shows that the saturation current leakage decreases with increased low-side doping
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(either NA and ND, depending on the junction), while the second equation demon-
strates that the leakage due to thermal generation increases with the space-charge
region width wSCR.
Since decreasing the junction low-side doping both increases its depletion width and
reduces its depletion capacitance, the first and third requirements can be satisfied simulta-
neously. However, based on Equations 4.2 and 4.3, decreased low-side doping and increased
depletion region width also lead to higher dark current. Striking the proper balance between
these conflicting dependencies requires detailed reverse-bias junction leakage characteriza-
tion. In particular, values for the strongly process-dependent electron and hole generation
time constants τeo and τho are needed, but not available. Therefore, the decision was made
to optimize the photodiode with respect to the first three metrics only, which all suggest
the use of the n-well/p-substrate junction. As will be shown later, the rectangular portion
of the pixel area allotted to this photodiode measures 6.55 µm×10.34 µm. Substituting
these dimensions, along with the available process parameters, into Equation 4.1, gives a
mid-rail (VDD/2 = 0.9 V) estimate for the photodiode depletion capacitance of
Cdep(VDD/2) ≈ 5.73 fF. (4.4)
Based on the limited process leakage data available, it is also possible to estimate a reverse-
bias leakage current in the photodiode of Irevleak ≈ 0.4 fA.
Linear Charge-Coupling Capacitor
As discussed previously in Section 3.3.3, the use of a linear capacitor to couple movements
in Vthresh into to the pixel integrating node Vpd allows all critical comparisons to occur near
a fixed common-mode input voltage Vref , enabling the linearized pixel response described
in Equation 3.6. Additional benefits of this technique include the fact that it significantly
relaxes the input range over which the comparator must operate in a high-gain mode,
simplifying its design and potentially allowing it to scale well to low rail voltages, and that it
eliminates potential dependencies of the comparator input offset voltage on common-mode.
These advantages will become more evident when the comparator design is considered in
the next section.
A direct result of the relation developed in Equation 3.6 is that the value of Ccoup affects
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both the peak SNR and responsivity of the pixel. Based on the noise analysis presented in
Section 3.4.2, in order to achieve at least 40 dB peak SNR for high-illuminance inputs the
pixel must collect Ne > 10
(
40 dB+7 dB
10 dB
)
≈ 5 × 104 electrons without saturating, where the
extra 7 dB is included to ensure that gain FPN dominates over photo-generated shot noise.
As discussed previously in Section 3.4.4, the maximum voltage swing on Vthresh is limited
by the DAC implementation to roughly Vthresh,max = 1.2 V. Thus, based on Equation 3.6,
the coupling capacitance should be chosen such that
Ccoup >
Ne · q
Vthresh,max
≈ 6.7 fF. (4.5)
Due to variation in capacitance per unit area over process, the nominal value of Ccoup was
chosen to be
Ccoup = 8 fF, (4.6)
which corresponds to 6.7 fF along the minimum process edge. Finally, the chosen value of
Ccoup directly affects pixel responsivity, defined as the slope of the pixel’s voltage integrating
response evaluated around a given illuminance level. Based on the earlier observation that
Vpd = Vref at both the beginning and end of de-integration, the proper interpretation of
responsivity in this pixel is the dVthreshdt (Ilux) corresponding to a given illumination Ilux,
which can be calculated as
Responsivity =
Iphoto/Ilux
Ccoup
. (4.7)
The important trend to note from this relation is that responsivity improves with decreasing
Ccoup.
Synchronous Comparator
Since it consumes a significant fraction of the total pixel area and power budget, the com-
parator design is one of the most crucial aspects of the entire imager. Making its design
even more difficult, aside from the scant area and power budgets, the comparator should
also be capable of performing low-noise, low-offset comparisons in a noisy mixed-signal
environment bombarded with stray photon-generated substrate carriers. Several algorith-
mic choices were made in Chapter 3 specifically to help achieve these design requirements.
For example, employing a clocked architecture (see Section 3.3.5) helps reduce power con-
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sumption and synchronizes mixed-signal crosstalk, while the two-pronged offset correction
strategy consisting of auto-zeroing followed by dual-threshold frame capture (Section 3.3.2)
mitigates mismatch errors and reset noise. Additionally, the introduction of the linear
charge-steering capacitor (see Section 3.3.3) enables all critical comparisons to occur at a
fixed voltage level, relaxing the comparator’s input common-mode requirements. Together,
these techniques enable the use of the compact, yet powerful, comparator topology depicted
in Figure 4-3.
Using various configurations of the three digital control lines Latch, Res A, and Res B,
this circuit can be reconfigured into several different topologies, each of which is employed
during a different phase of pixel operation. Since the function of several of the circuit
elements varies across phases, the logical approach to understanding the comparator as a
whole is to consider each phase in turn. Is is helpful to refer to both Figures 4-2 and 4-3
during the following discussion.
• Auto-Zero Phase: This configuration is used once at the start of each new frame to
auto-zero the comparator input offset and sample its value onto the capacitance at the
pixel node Vpd. The phase begins with switch S closing to connect the comparator in
unity-feedback while Latch, Res A, and Res B are driven LOW, LOW, and HIGH, respec-
tively. This turns M11 and M8 ON and turns M7 and M4 OFF, which diode-connects
transistor M9 and creates a simple current mirror from M9 and M10. The gate of tran-
sistor M1 is biased by a fixed global reference voltage Vbias to generate a tail current
for the differential pair formed by M2 and M3. The fixed comparator reference voltage
level Vref biases the gate of M2 high enough above ground to allow this transistor to
support the full tail current without bringing M1 out of saturation. Feedback from
Vo+ through switch S biases the gate of transistor M3 near Vref as well, but with the
comparator input-referred offset voltage Voff superimposed on top of it. Finally, the
diode-connection of M9 also provides the gate drive for transistors M5 and M6, and is
sufficiently high to bias them as cascodes for the differential pair transistors M2 and
M3, boosting their output impedance. The overall topology is that of a low-swing
operational transconductance amplifier (OTA) biased in unity-feedback.
• Common-Mode Feedback Bias Phase: This phase establishes the dynamic bias
point for the capacitive common-mode feedback (CMFB) network within the com-
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Figure 4-3: Synchronous fully-differential pixel comparator.
parator, and is employed at the start of each comparison. Switch S remains open
during the entire phase, while Latch, Res A, and Res B are all driven LOW. This biases
the comparator in a configuration similar to the auto-zero phase, except M7 is now
ON, diode-connecting M10. Independent of the exact current steering of the input
differential pair, all of the tail current reaches the parallel diode-connected transistors
M9 and M10. These two transistors self-bias Vgs,M9,10 at the precise level necessary
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to support the tail current generated by M1, and apply this voltage across the two
shorted common-mode feedback (CMFB) capacitors, CCMFB. This bias voltage is
sampled on the parasitic capacitance at the shared inner node of the two CMFB ca-
pacitors when Res A and Res B simultaneously transition HIGH, opening M7 and M8.
The positive charge injection ∆Qinj due to M7 and M8 opening decreases the out-
put common-mode level by roughly ∆VCM,out ≈ −∆Qinj/(2 · CCMFB), which can be
significant for small values of CCMFB.
• Differential Low-Noise Amplification Phase: After the CMFB bias is estab-
lished, this phase is employed to amplify the input differential signal (Vref - Vpd),
reducing the effect of latch transistor mismatch and mixed-signal noise on the com-
parator in the following two phases. It begins where the CMFB bias step ends –
at the instant Res A and Res B simultaneously transition HIGH to sample the bias
point. The circuit topology is now that of a fully-differential amplifier, with M5 and
M6 serving to cascode the input differential pair M2 and M3, increasing the gain
to the output nodes Vo+ and Vo−. The common-mode feedback capacitors form an
ideal, large-signal-linear CMFB network, regulating the gate bias of M9 and M10 to
keep the amplifier in its high-gain region. Small differential inputs are amplified to
generate a large differential output, which is naturally applied across the CMFB ca-
pacitors. During this low-noise amplification phase, all signals within the imager are
held fixed, minimizing the effect of mixed-signal crosstalk on the amplified output.
Added crosstalk immunity is provided by the fully-differential topology.
• Sample-and-Hold Phase: This phase is used to sample and temporarily store the
output from the low-noise amplification so that it can be used to drive the final
comparator latching step. The phase begins with Latch switching from LOW to HIGH,
simultaneously turning transistor M11 OFF and transistor M4 ON. Turning M11 OFF
forces the amplified differential output voltage developed during the previous phase
to be instantly sampled-and-held across the two CMFB capacitors, each of which now
forms a local capacitive integrator structure1 with transistors M9 and M11. Since
ideally no net charge can be added to or subtracted from the integrator virtual ground
nodes (i.e., the gates of M9 and M10) once M11 opens, the sampled voltage across each
1Each integrator structure is analogous to an operational amplifier with capacitive negative feedback.
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capacitor should remain fixed past this point. Charge injection from M11 turning OFF
does enter these two virtual ground nodes, however as long as it is not too large, it
will be primarily a common-mode disturbance that won’t significantly alter the stored
differential voltage.
Ideally, the voltages sampled across these two capacitors will solely determine the
eventual latching direction of the comparator, as these values were generated dur-
ing the low-noise amplification phase. In reality, the latching direction can still be
significantly influenced by the post-sampling values of V+ and V−, which both ex-
perience significant transient disturbances following any switching signal applied to
the imager array. Transistor M4 solves this problem by connecting the drains of M2
and M3 together at the same instant that Latch triggers the sample-and-hold. This
relegates the former input differential pair to serve as two parallel cascodes for transis-
tor M1, making the voltage movements at V+ and V− unimportant past this instant.
Although Vbias experiences similar mixed-signal crosstalk, it manifests as a common-
mode disturbance in the comparator bias current, which the differential structure
rejects. Closing M4 also configures M5 and M6 as a differential pair in preparation
for the latching phase of operation.
• Latch and Power-Down Phase: The final phase of comparator operation uses
positive feedback to amplify the output voltage differential sampled in the previous
phase into a digital comparison decision. This phase begins where the sample-and-
hold phase ends, and is initiated by driving both Res A and Res B to a LOW level. This
turns M7 and M8 ON, cross-coupling the two latch structures formed by the transistor
pairs M5/M9 and M6/M10. The latch outputs have been preset by the result of the
differential amplification and sample-and-hold operations, pre-disposing the resulting
positive-feedback loop to latch the circuit in a similar direction. Eventually, one
output will saturate at VDD while the other saturates at GND, resulting in static
power dissipation in the comparator due only to subthreshold leakage. Implementing
M7 and M8 with low-threshold devices (signified by the ’L’s in Figure 4-3) allows for
faster settling to the rails at the expense of higher static subthreshold leakage. Finally,
while voltage offset due to transistor mismatch between the two latch structures will
influence the latching direction, this error term is reduced by the gain of the differential
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amplification phase.
In all phases of comparator operation discussed above, it has been implicity assumed
that the inputs V+ and V− lie within a few millivolts of each other. When this is not the
case, the transistor operating regions will no longer be as stated. However, it is only over
this small differential input range that the comparator must operate as described – for larger
differentials it becomes heavily pre-disposed to latching in a particular direction, making
its task simple.
At this point, let’s consider the biasing strategy employed to ensure the comparator
operates as described for small differential inputs. In traveling from the upper rail VDD =
1.8 V to ground, four voltage drops are traversed that require careful engineering: Vgs,M9,10 ,
Vgs,M5,6 , Vds,M2,3 , and Vds,M1 . Starting with the latter two terms, assuming all transistors
will eventually be biased near moderate-inversion allows us to estimate a rough value of
Vdsat ≈ 150 mV, therefore biasing Vds,M1-3 > Vdsat + 100 mV ≈ 250 mV should be sufficient
to keep transistors M1-3 saturated. An additional drop of Vdsat + 100 mV ≈ 250 mV is
needed across Vds,M5,6 to ensure these cascode transistors remain saturated, implying a
minimum operating voltage at Vo+ and Vo− of roughly 3 · (Vdsat+100 mV) ≈ 750 mV. Since
Vo+ ≈ Vref during auto-zeroing, Vref was biased at 850 mV to ensure high loop gain during
this phase, and M2,3 were sized such that Vgs,M2,3 ≈ 600 mV, biasing Vds,M1 ≈ 250 mV.
Applying the assumption of Vdsat ≈ 150 mV to the PMOS transistors M9,10, the maximum
operating voltage at Vo+ and Vo− should be limited to VDD−Vdsat−100 mV ≈ 1.55 V to keep
these transistors saturated. To maximize the output swing during the low-noise differential
amplification phase, the output common-mode voltage at the end of the common-mode
bias phase should lie near 1.55 V+0.75 V2 = 1.15 V. This is accomplished by sizing M9,10 such
that Vgs,M9,10 ≈ −650 mV and ensuring that the jump in output common-mode due to the
positive charge injection from M7 and M8 at the end of the CMFB bias sampling phase
is less than 100 mV. Finally, M5,6 are sized such that Vgs,M5,6 ≈ 650 mV to achieve the
desired Vds,M2,3 ≈ 250 mV.
Finally, it is worth mentioning a few remaining implementation-specific issues. To min-
imize the input-referred 1f noise of the comparator, extra area was allotted to M2,3, as
these two transistors are the primary contributors to this term. To help the comparator
tail currents match better across the pixel array, M1 was also allotted additional area.
The remaining transistors were implemented near minimum size. The nominal comparator
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Parameter Value
Ibias 1 µA
CCMFB 2.4 fF
Vref 850 mV
Differential gain 44 dB
Diff. gain settling time (1%) 200 ns
Total input-referred noise 60× 10−9 V2
Table 4.1: Nominal comparator parameters for prototype imager.
parameters as implemented in the prototype imager are listed in Table 4.1.
Reset Switch
As described in the previous section, switch S (see Figure 4-2) temporarily closes during
pixel reset, an event that occurs once at the start of each new frame. During this brief
interval, the switch auto-zeros the comparator and samples the result on the capacitance
at node Vpd. This simultaneously replenishes any charge de-integrated from Vpd during
the previous frame, while eliminating much of the comparator offset from the current one.
During the remainder of the frame the switch is nominally OFF, but must accomplish an-
other important task: minimize its own parasitic leakage to Vpd. This is crucial, since in
modern processes transistors that are digitally OFF typically conduct subthreshold currents
orders of magnitude larger than many of the photocurrent levels the pixel is designed to
sense. Fortunately, through careful design of the switch topology, this detrimental effect
can be virtually eliminated [73]. One such low-leakage switch topology, which was used
to implement S, is shown in Figure 4-4. The switch is controlled by two digital inputs,
Samp Off and Samp Off2. When both signals are HIGH, M1 and M2 turn ON and M3 turns
OFF, connecting Vpd to Vo+ through the internal node Vmid. To open the switch, Samp Off2
is first driven LOW, disconnecting Vpd from Vmid. A short time later Samp Off is driven LOW,
toggling the analog multiplexer formed by M2 and M3, which forces Vmid to VDD.
To understand how this switch achieves low OFF state leakage, consider the terminal
conditions of transistor M1 whenever S is OFF. The gate and bulk are both biased at GND,
while Vmid is biased at VDD, ensuring this node serves as M1’s drain terminal. This leaves
Vpd to serve as the source terminal, and ultimately dictate the overall leakage of S via the
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subthreshold NMOS drain-to-source current relation
IDS = Ios
W
L
eκ(VGS−VTS)/φt
(
1− e−VDS/φt
)
. (4.8)
In this equation, Ios is a process-dependent current-scaling constant, W/L is the transistor
width over length ratio, VTS is the transistor threshold voltage, κ is a weak function of the
applied source-to-bulk voltage and is typically around 0.7, and φt is the thermal voltage
(roughly 25.9 mV @ T = 300 K) [74]. The threshold voltage VTS is defined by the body-
effect relation
VTS = VTO + γ
(√
φo + VSB −
√
φo
)
, (4.9)
and is a function of the nominal threshold voltage VTO, the applied source-to-bulk volt-
age VSB, and γ and φo, which are process-dependent parameters [74]. It has already been
mentioned that in the case where Vpd is biased at GND, the subthreshold current IDS is
substantial. However, since VSB = Vpd, simply raising the voltage of this terminal will simul-
taneously increase VTS while decreasing VGS , both of which lead to exponential decreases in
IDS . Based on simulations of the process used to implement the prototype imager, ensuring
Vpd > 400 mV is enough to completely eliminate subthreshold conduction in M1 at the fast
process corner. The discussion that follows explains how this is achieved in the prototype
pixel.
Combining the capacitive-coupling technique of Figure 3-7 with a specific Vthresh wave-
form, for example the waveform in Figure 3-22, the representative set of pixel waveforms
illustrated in Figure 4-5 can be generated. Notice that the leakage of M1 must only be
M1 M2 
M3 
VDD 
Samp_Off2 Samp_Off 
Vo+ Vpd 
Vmid 
Figure 4-4: Low-leakage pixel reset switch topology.
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Figure 4-5: A representative set of pixel waveforms over a single frame interval. Note the
length of the offset phase has been exaggerated to illustrate details within this time interval.
minimized between the end of the reset phase at tres,end and the second threshold of the
dual-threshold algorithm2 at tthresh. Including the effect of the comparator offset, it is clear
from Figure 4-5 that Vpd > Vref +Voff over the sub-interval starting at the end of the offset
phase toff,end and ending at tthresh. While Voff can be positive or negative, its magnitude
is typically on the order of tens of millivolts while Vref = 850 mV, thus Vpd  400 mV over
this entire sub-interval.
On the other hand, during the complementary sub-interval starting at tres,end and ending
at toff,end, there are clearly regions where Vpd < Vref . While this alone is not detrimental to
pixel performance, problems could arise if Vpd de-integrates below the established 400 mV
lower boundary during this period. To determine if this is possible, recall that the maximum
non-saturating photocurrent input (see Equation 3.11) is given by
Iphoto,max =
Ccoup · Vthresh,max
toff,end
, (4.10)
where as discussed in Section 3.4.4 the pixel reset phase occurs at the end of previous frame
to allow the offset phase to begin at tres,end = 0. For any photocurrent larger than this value,
the step in Vthresh at time toff,end will be of insufficient magnitude to pull Vpd back above
2No pixel data is recorded past the second threshold, so leakage past this point doesn’t matter.
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its auto-zeroed level, thus the second threshold will never occur and the pixel saturates.
Applying Iphoto,max to the pixel, let’s now calculate ∆Vpd,max over the interval from tres,end
to toff,end. Notice that Vthresh undergoes no net change across this interval, making its
contribution to ∆Vpd,max zero, and that Iphoto,max must discharge a parasitic capacitance at
Vpd consisting of Ccoup plus the effective voltage-dependent parasitic capacitance between
Vpd and GND, Ceff (Vpd). To simplify the resulting expression for ∆Vpd,max, temporarily
replace the nonlinear Ceff (Vpd) with an equivalent linear capacitance Ceq, whose value is
chosen such that the same charge is extracted from both capacitors over a voltage swing
from Vhigh to Vlow [75]. This substitution enables the derivation of the implicit relation
∆Vpd,max = −Iphoto,max · (toff,end − tres,end)
Ccoup + Ceq
= −Vthresh,max · Ccoup
Ccoup + Ceq
,
(4.11)
where the solution is constrained by the requirement that ∆Vpd,max = Vlow − Vhigh. This
result simply states that the maximum change in Vpd during the offset phase is governed by
the total charge consumed by Iphoto,max during this interval, divided by the total capacitance
this charge is de-integrated from. Setting Ccoup = 8 fF, Vhigh ≈ Vref = 850 mV, and
Vthresh,max = 1.2 V, and substituting the necessary process parameters into the standard
equations for Ceq, MATLAB can be used to find ∆Vpd,max = −561 mV. This implies
that Vpd(toff,end−) = 289 mV, signaling a potential problem. Returning to simulation,
Vpd = 289 mV yields roughly 6× more leakage at the fast process corner than the minimum
leakage achieved when Vpd > 400 mV. Fortunately, due to the inverse dependence of tthresh
on illumination, this leakage increase is more than compensated for by the several orders
of magnitude decrease in the effective integration time when compared to low illumination
inputs, thus the noise contribution due to this term remains completely negligible.
Finally, while subthreshold conduction must be avoided during pixel data capture, past
tthresh it is a welcomed effect, as it can be used to prevent blooming. Blooming can po-
tentially occur when more than one photodiode shares a common terminal, typically the
substrate. If one of the photodiodes becomes forward biased, the minority carrier concen-
tration increases in the vicinity of this junction, establishing a net outward diffusion of
carriers from the photodiode into the common substrate. Inevitably, a fraction of these car-
riers will diffuse into and be collected by the depletion regions of neighboring photodiodes,
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Figure 4-6: Circuit used to implement pixel-level spike generation.
corrupting these pixels’ data. Transistor M1 can prevent blooming by establishing a lower
bound on Vpd that ensures all photodiodes remain reverse-biased. This lower bound varies
with Iphoto, and can be calculated by solving Equations 4.8 and 4.9 for the VSB = Vpd that
sets IDS = Iphoto. Alternatively, simulations can be used to ensure that over the range of
expected Iphoto levels, Vpd always saturates before the photodiode forward-biases.
Spike Generator
The spike generation circuit is the final component of the prototype pixel design. The pur-
pose of this block is to generate a single synchronous digital pulse on the shared column bus
Col Out if the pixel comparator detected a threshold crossing during the most recent com-
parison. This function is implemented using the circuit shown in Figure 4-6. To understand
how the spike generator operates, refer to the test circuit and timing waveforms illustrated
in Figure 4-7. This test circuit contains an ideal comparator, the spike generator block of
Figure 4-6, and a shared column-level load resistor, which together model the operation
of the spike generator in the actual imager array. As the timing waveforms demonstrate,
a single cycle of spike generator operation begins with a LOW pulse on Str Prev which,
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Figure 4-7: Illustration of spike generation circuit operation.
referring to Figure 4-6, briefly turns M6 ON and samples the latched Vo+ from the previous
comparison (at tN−1) onto the parasitic capacitance at the drain of M6. Following this
sampling operation, Comp pulses HIGH (at tN ) and the ideal comparator generates a new
comparison result and latches it at its output – a simplified but conceptually accurate model
of the actual pixel comparator. Finally, Read is pulsed LOW, which turns M2 OFF and M5 ON.
During this brief pulse interval, if the stored result from the previous comparison Vo+(tN−1)
was LOW and the result of the current comparison Vo−(tN ) is LOW, transistors M3-5 will all
be ON, driving the gate of M1 HIGH. This forces M1 to sink current from Col Out, pulling
the wired-OR column bus LOW and communicating to the periphery of the pixel array that
the currently selected pixel crossed threshold between times tN−1 and tN . Note that this
particular event, the comparator having just crossed threshold, is the only one that is suffi-
cient to generate the spike on Col Out. Thus, under normal operation each pixel generates
only two spikes per frame, minimizing the energy each must expend in driving the large
parasitic capacitance on the column bus.
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Layout
The 12.5 µm×12.5 µm spiking pixel layout has been sliced into the six cross-sections
shown in Figure 4-8 to allow a few of its more salient features to be visible. Starting
at the substrate, the first slice depicts transistor-level details along with the location of the
6.55 µm×10.34 µm n-well/p-substrate photodiode. Although a small portion of this photo-
diode area is occluded by the n+ contacts in each of its upper corners, a net 42.7% pixel fill
factor is still achieved. The next four slices show the low-to-mid level metal routing in the
pixel. Metal 1 is used primarily for transistor-level connections, but also vertically routes
the analog bias lines Vref and Vbias through the pixel, allowing them to easily connect to
the necessary transistor gates. The ground and power planes run in Metal 2 and Metal 4,
respectively, and sandwich the digital control lines that run horizontally in Metal 3. This
sandwich helps minimize parasitic capacitive coupling from the digital control lines to the
sensitive analog portions of the pixel. Moving to the upper metal layers, the two common-
mode feedback capacitors CCMFB and the linear coupling capacitor Ccoup are fabricated
using thin-oxide MIM structures formed wherever Metal Cap and Metal 5 overlap3, with
all three piggy-backed on top of the pixel’s circuit region to maximize photodiode area.
Special attention was paid to the routing of the four connections between the CMFB ca-
pacitor plates and the comparator. A pair of shielded conduits were constructed between
Metal 5 and Metal 1 in which to route these signals, as is most evident in the fifth slice
where two pairs of signals are passing through the Metal 4 layer surrounded on all sides
by VDD. On the lower metals, particularly Metal 3, there is no room for a true conduit.
However, through careful engineering of the transistor level layout, it was possible to route
the digital lines Samp Off2 and Str Prev on either side of the conduit signals. Since the
time intervals during which these two digital lines transition and the CMFB capacitors are
needed are mutually exclusive, these lines effectively shield the signals as they pass through
the digital layer. Finally, Vthresh along with two parallel Col Out lines are routed verti-
cally along the pixel edges in Metal 5. A careful examination of the layout slices in Figure
4-8 would reveal that the pixel spike generator is not connected to either of the Col Out
lines. This is because these connections vary with pixel location in the array as a whole, as
discussed in the next section.
3The process requires Metal Cap plates to be contacted from above, explaining the use of Via 5 and
Metal 6 within these regions.
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Figure 4-8: Six cross-sectional views of the 12.5 µm×12.5 µm spiking pixel layout.
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4.1.2 Pixel Array Design
The design of the pixel array is actually almost complete at this point, as most of its
structure is dictated by the unit pixel described in the previous section. However, this
should not be taken to imply that an arbitrary pixel design can be arrayed to create a
successful imager. On the contrary, though they were not discussed in detail, array-level
design considerations such as supply bypassing and parasitic resistance, capacitance, delay,
and coupling in the pixel layout, were all taken into account. It was this co-design of the
pixel and array that is enabling the seamless transition between the two.
The structure of a full N ×M pixel array is illustrated in Figure 4-9 and includes two
final details that were alluded to earlier but have not been formally discussed. First, as
mentioned in the previous section, two parallel Col Out lines are routed vertically through
each pixel. These two lines, Col Outx,1 and Col Outx,2, connect to the pixel spike generator
outputs on odd and even rows, respectively, allowing spikes from pairs of rows to be output
simultaneously to the periphery of the array. The second detail, which was previously shown
in Figure 4-7, is that each column is terminated in a load resistor Rload to VDD. This forces
each Col Out to nominally reside at VDD, but to exhibit a negative voltage swing in response
to a pixel spike generator sinking current from it. Employing load resistors rather than a
pre-charging scheme simplifies the array readout, as sequential pairs of rows can be read
without having to reset the columns in between. However, unlike pre-charge transistors,
the location of the load resistors with respect to the array is important. Comparing the two
load resistor placement options – the top versus the bottom of the array – and including
the effects of the Col Out lines’ parasitic resistance, the former option is preferred because
it maximizes the voltage swing at the bottom of the array, where the voltage-mode spike
detection circuitry is located (see Figure 4-1). The remaining task at this point is to
choose a value for Rload, which requires a better understanding of the pixel-to-memory
communication strategy. Therefore, this choice is delayed until the next section.
4.2 Pixel-to-Memory Communication
As discussed briefly in Section 4.1.1, the pixels and memory were implemented in two sepa-
rate arrays in the prototype imager. While this does yield a significant increase in pixel fill
factor, the physical separation between the pixel comparators and their associated memory
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Figure 4-9: Pixel array structure illustrating column load resistors and dual Col Out lines.
cells introduces a transmission latency between them – a potentially serious problem for a
time-based imager. To facilitate a discussion of this latency issue, as well as gain a better
understanding of the desired interaction between the pixel array and the remaining im-
ager blocks, it is helpful at this point to formalize the prototype imager’s pixel-to-memory
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communication strategy.
Begin by taking a moment to reconsider the generic time-based pixel introduced in
Figure 3-1. It is clear that the comparator transmits a single bit of information to the
memory cell after each comparison, encoding whether the photodiode voltage was above
or below threshold at the decision time. In the prototype imager, this direct-connection
comparator-to-memory link is replaced with a more complicated time-division multiplexing
strategy which, in order to avoid information loss, must be capable of ensuring that every
pixel/memory cell pair can still exchange this bit after each comparison. This is where
the choice to employ synchronous comparisons, and to explicitly account for the resulting
temporal quantization noise, becomes extremely valuable. In the synchronous approach, the
comparison times and the data to be recorded if the threshold is crossed during a comparison
form a one-to-one mapping. Thus, as long as the pixel-to-memory bit transmission is
completed before the start of the next comparison, any latency added by the transmission
is guaranteed to not impact imager performance. The bound on the allowable pixel row
transfer time trow xfer that guarantees successful transmission for the array as a whole can
be expressed as
trow xfer =
∆Tmin − tcomp
N/2
, (4.12)
where ∆Tmin is the minimum time between two successive comparisons over the entire
frame capture (see Section 3.4.3), tcomp is the time required to perform a full comparison,
and N/2 is half the number of rows in the pixel array, since the rows are transmitted in
pairs using dual Col Out lines.
The overall time-division multiplexed transfer strategy is then to step through each
pair of pixel rows in succession, allowing them trow xfer time to transmit their bits to the
memory array. For design purposes, it is helpful to establish a target value for this row
transfer time. Rather than explicitly solving Equation 4.12 based on parameter estimates,
trow xfer should be designed to be as small as possible, as this will allow for a smaller ∆Tmin
and thus an increased pixel saturation limit. Based on the extracted parasitic resistance and
capacitance of the Col Out lines, a spike time constant of τspike = 1.5 ns can be achieved
with
Rload = 1.8 kΩ. (4.13)
This value of Rload represents a compromise between the desire for fast response time and
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large voltage swings on the columns, under the constraint that the spike generators are
capable of sinking a little over 1 mA. Simulations of the resulting pixel-to-memory transfer
path, with estimates of spike buffer and memory array delay included, show that
trow xfer = 5 ns (4.14)
achieves robust data transfer, thus this value was chosen for the prototype design. Plugging
this value into Equation 4.12, along with tcomp ≈ 300 ns and N = 150, we can estimate the
prototype will operate down to ∆Tmin = 675 ns.
A final caveat of the pixel-to-memory communication strategy is that rather than trans-
mit the raw comparator result to the memory cell as is done in the generic dual-threshold
pixel, a spike generator is included in each pixel to further encode the comparator informa-
tion before it is sent. This block detects and generates a spike only at the transitions in
the comparator output, based on the fact that the memory cell actually latches based only
on these transition times. This step is equivalent to applying a discrete differentiator to
the Vo− comparator output (see Figure 4-7), and takes advantage of the fact that, since the
Col Out lines are resistively tied to VDD, it takes very little energy for the pixel to transmit
a HIGH level, but considerable energy to transmit a LOW level. Because a typical frame
capture sequence employs many hundreds of comparisons, during which the average pixel’s
comparator output will exercise both logic levels equally, this two-spike encoding scheme
saves several orders of magnitude in communication energy compared to transmitting the
raw comparator output.
4.3 Spike Buffering
The purpose of the spike buffering block is to terminate each of the pixel array’s Col Out
lines in a high-impedance, low-capacitance load while providing a low-latency buffered ver-
sion of the pixel spike data to the spike-gated SRAM array. As discussed in the previous
section, minimizing the parasitic capacitance on the Col Out lines allows the desired tran-
sient response time τspike to be achieved with the largest possible Rload, which in turn
reduces the required current drive, and thus area, of each pixel spike generator. As illus-
trated in Figure 4-10, this block is implemented using 2M parallel digital buffers, which are
globally enabled by the control signal En Spk Buf. When enabled, each buffer receives data
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Figure 4-10: The spike buffering block consists of 2M parallel gated buffers.
En Spk Buf Col Out Spk Spk
0 X 0 1
1 0 0 1
1 1 1 0
Table 4.2: Truth table for spike detection buffer operation.
from a single Col Out line and outputs both a non-inverted Spk and inverted Spk version of
it, as required by the spike-gated SRAM array (see Section 4.4). When disabled, the buffer
outputs default to Spk = LOW and Spk = HIGH, regardless of the state of Col Out (again,
see Section 4.4). This behavior is summarized in Table 4.2.
The internal structure of a single gated buffer is shown in Figure 4-11. Transistors M1-4
form a tri-state inverter that actively drives node Sint when En Spk Buf is HIGH, while M5
forces Sint to be HIGH when En Spk Buf is LOW. The three inverters employ minimum-size
NMOS devices and 3× PMOS devices to achieve balanced rise and fall times. The 1→25
inverting output buffer consists of a three-inverter chain, progressively sized 2× -7× -25×
relative to a minimum inverter. The size of the final stage is chosen relative to the parasitic
capacitance the buffer must drive in the spike-gated SRAM array, while the geometric
interstage growth of roughly 3.5× provides near-minimum delay through it [76]. The non-
inverting version of the output buffer includes a fourth, minimum-size inverter at the front
of this three-inverter chain. Finally, the layout of the overall spike-detection buffer was
pitch-matched to 12 the pixel pitch, or 6.25 µm, since two of them are required per pixel
column.
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Figure 4-11: Schematic of a single spike detection buffer.
4.4 Spike-Gated SRAM Array
As explained in Section 4.2, after each comparison, any pixel that has detected a threshold
crossing generates a spike that is synchronously transmitted to the pixel’s dedicated memory
cell in the spike-gated SRAM array. Upon detecting the arrival of one of these spikes, the
job of the memory cell is to record the current state of a global, time-varying digital code.
Since non-saturated pixels will generate two spikes per image frame, the memory cells must
be able to record both an offset and irradiance value for their pixel, and they must also
be capable of driving these recorded values onto a shared bus, transferring them to the
periphery of the array to be read and transmitted off chip. This section discusses the
circuits that were used to implement this functionality.
4.4.1 Six-Transistor SRAM Cell
Both subthreshold leakage as well as junction leakage due to optically-generated carriers
pose potential problems for any form of dynamic memory element in this application. Thus,
although employing a three-transistor (3T) DRAM cell would yield a more compact array,
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Figure 4-12: Schematic of a six-transistor (6T) SRAM cell.
the six-transistor (6T) SRAM cell is the prudent choice for the unit memory element due
to its inherent leakage current rejection. The basic 6T SRAM structure, shown in Figure
4-12, consists of an internal bistable latch formed from two cross-coupled inverters and two
access transistors M1 and M2. Cell operation can be divided into write and read phases, as
explained below.
• Write Phase: To write a 0 (1) to the cell, Q is externally driven LOW (HIGH) while Q
is driven HIGH (LOW). Next, RW is pulsed HIGH, turning M1 and M2 ON and pulling the
internal latch nodes Qint and Qint towards the state established on the bit lines. In
order for the latch to successfully transition to the desired state, it is critical that the
two access transistors are strong enough to overpower the inverter PMOS transistors
and pull the latch’s internally HIGH node below the inverters’ threshold level.
• Read Phase: To read the cell state, both bit lines Q and Q are pre-charged HIGH and
then enter a tri-state mode. Next, RW is pulsed HIGH for a pre-determined discharge
period, connecting the bit lines to Qint and Qint throughM1 andM2. Since one internal
latch node is LOW while the other is HIGH, one bit line will discharge significantly during
this interval while the other will not. To avoid corrupting the cell’s stored state, it
is critical that the access transistors are not so strong that they pull the latch’s
internally LOW node above the inverters’ threshold level. Once RW returns LOW, ending
the discharge interval, an external cross-coupled latch (see Section 4.8.4) is used to
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Q Q Qint,n Qint,n Qint,n+1 Qint,n+1
0 0 X X ? ?
0 1 X X 0 1
1 0 X X 1 0
1 1 X X Qint,n Qint,n
Table 4.3: Write-phase state evolution of six-transistor SRAM cell.
amplify the resulting differential bit line voltage into a full-scale digital result, which
is accessible at the array periphery.
An additional interesting property of the 6T SRAM cell’s write behavior can be inferred
from the read phase operation described above. Since the cell is designed to ensure that its
stored state is not inadvertently altered by a read operation, during which both Q and Q
are pre-charged HIGH, driving both of these bit lines HIGH during a write operation should
also leave the cell state unchanged. Conversely, since M1 and M2 can both overpower the
internal inverters’ PMOS transistors, driving both bit lines LOW during a write operation
yields an unpredictable result. Thus, a full description of the 6T SRAM cell’s write-phase
state evolution as a function of the bit lines Q and Q is as described in Table 4.3. This ability
of the 6T SRAM cell to retain its initial state across a write operation will prove useful in
the design of the spike-gated memory cell in the next section.
A final important aspect of the SRAM cell is the amount of area it consumes. Using
minimum-size NMOS and PMOS devices in the inverter, it is possible to size M1 and
M2 very close to minimum-size and achieve the operation described above over all process
corners. The resulting SRAM cell measures 2.2 µm wide by 3.26 µm tall.
4.4.2 Spike-Gated Memory Cell
Due to delays introduced by the Col Out lines and the spike buffers, a several nanosecond
delay tspk dly,on exists between the generation of a spike at a pixel and the arrival of the
spike at the pixel’s corresponding memory cell. A similar delay tspk dly,off occurs between
spike termination and the departure of the spike from the memory cell. To robustly reject
this delay, the spike-gated SRAM cell shown in Figure 4-13 was employed. The cell consists
of three main blocks, with 80% of its area dedicated to the 18-bit SRAM register that is
used to store the pixel offset and illuminance data. The RW input to this data register is
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Figure 4-13: Schematic of the spike-gated memory cell.
derived by AND-ing the row-level control signal RW Data with the Qint node of the final
memory cell component, a single SRAM bit. The state of this SRAM bit is sampled from
Spk and Spk when the row-level RW Spk signal is pulsed HIGH.
To understand how this memory cell operates in concert with the overall pixel-to-
memory communication strategy, refer to the test circuit and timing waveforms shown
in Figure 4-14. The test circuit contains a single pixel column, with its associated load
resistor and spike buffer, connected to a single spike-gated memory cell, implemented as
shown in Figure 4-13. Together, these components form a bare-bones representation of the
pixel-to-memory communication chain. During the following discussion, assume the pixel
shown is the only one in the column prepared to transmit a spike and that the column spike
buffer is enabled, though the gating signal En Spk Buf is not explicitly shown. Spike trans-
mission commences when the row-level control signal Readi goes LOW, enabling the pixel’s
spike generator to sink current through Rload. The RC time-constant dictated by Rload and
the parasitic resistance and capacitance of Col out yields an approximately exponential
decay on this line and, along with the spike buffer, introduces the delay tspk dly,on. Since
no other pixels in the column are prepared to transmit a spike, when Readi goes HIGH and
Readi+1 goes LOW after a transfer window of width trow xfer, Col Out will exhibit a comple-
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Figure 4-14: Illustration of the spike-gated memory cell operation.
mentary exponentially decaying rise back to VDD and a similar delay tspk dly,off will occur.
Typically, tspk dly,off and tspk dly,on are not equal, thus the memory cell must wait until
after the longer of these two parasitic delays for the values of Spk and Spk to become valid.
This is accomplished using the memory cell’s spike-sampling SRAM bit, which if clocked
with RW Spk = Readi, will sample the values of Spk and Spk at the end of the spike transfer
window. Notice that some overlap between the edges of Readi, Readi+1, and RW Spk can
be tolerated in this sampling scheme because the parasitic delay tspk dly,off ensures that
Spk and Spk remain valid, simplifying the design of the time-domain multiplexing controller
discussed in Section 4.5.
Once the pixel spike status has been stored in the memory cell’s spike-sampling SRAM
bit, its value is used to gate the SRAM register’s RW Data signal. In the case where a spike
was detected, Qint will be HIGH and the output of the AND gate will track RW Data as
it pulses HIGH, latching the current state of the D<17:0>/D<17:0> bus in the 18-bit SRAM
register. On the other hand, if no spike was detected, the output of the AND gate will
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remain LOW and no data will be sampled. In the prototype imager it was convenient to
choose RW Data = Readi+1, thus memory cells that detect a spike from a pixel in row pair
i will sample the data bus at the same time that pixels in row pair i + 1 are transmitting
spike information.
A very useful feature of this memory cell topology is that it allows multiple spikes to
trigger data storage to the SRAM register without corrupting the data stored by previous
spikes. This feature is based upon the ability of the 6T SRAM cell to either update or
hold its internal state during a write operation, as shown in Table 4.3. Thus, by properly
encoding the data on the bus lines D<17:0> and D<17:0>, arbitrary bits within the memory
cell’s SRAM register can be either updated or held constant in response to a spike arrival.
Once an entire frame of image data has been recorded, the remaining job of each memory
cell is to transmit its stored pixel data to the periphery of the memory array. A read of the
SRAM register proceeds exactly as described in Section 4.4.1, and is controlled by the array-
level circuitry described in Section 4.8.4. The only added complication to this procedure
is the fact that the SRAM register’s RW signal is not directly accessible from outside the
memory cell. However, as mentioned in Section 4.3, the default output state the spike
buffers when En Spk Buf is LOW, which is always the case except during spike transmission,
is Spk = LOW and Spk = HIGH. This set of bit line states allows RW Spk and RW Data to
indirectly control each SRAM register’s RW signal.
The width of the memory cell layout was pitch-matched to 4× the pixel pitch, or 50 µm.
This was necessary in order to allow the 18 SRAM register bit cells to be arrayed horizon-
tally, which in turn enabled the register’s 18 ·2 = 36 bit lines to be routed vertically through
the cell on a single metal layer. The remaining width of the cell was used for the spike-
sampling SRAM bit, the AND gate, and vertical routing of power, ground, and spike lines.
The overall memory cell measures 50 µm wide by 3.26 µm tall, making it a little over 4%
larger than a pixel.
4.4.3 Memory Cell Array Design
Similar to how the unit pixel layout dictated the overall pixel array structure, the form of
the memory cell array is pre-determined by the unit memory cell layout. Therefore, as in
the case of the unit pixel, array-level considerations influenced many of the decisions made
during the design of the unit memory cell. One such decision, the use of a 4 : 1 memory cell
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to pixel width ratio, simplified the memory cell bus layout, but complicates the physical
mapping between these cells and their associated pixels. To understand how this issue was
resolved, refer to the strategy depicted in Figure 4-15, which focuses on a 2 × 4 block of
pixels, an 8× 1 block of memory cells, and a 1× 8 block of spike buffers. The connections
between the pixels and spike buffers are familiar from earlier, but the introduction of the 8-
spike bus along the memory cell column is new. Though it wasn’t mentioned in the previous
section, this spike bus is actually already routed vertically through the unit memory cell
layout, allowing spike information from all eight spike buffers to reach any memory cell in
the entire column. The manner in which the individual memory cells within a single 8× 1
block tap off their Spk and Spk inputs from this bus, and therefore map to each pixel in
the 2× 4 pixel block, is represented by the internal numbering system shown in the figure.
A similar mapping can be imagined for each pair of memory cell and pixel blocks in this
super-column4, where all pixel blocks share the same set of eight Col Out lines and all
memory cell blocks share the same 8-spike bus. The overall imager can then be viewed as
being comprised of multiple copies of this super-column arrayed horizontally.
Finally, it is possible to develop a mathematical representation of the connection strategy
presented above. Assuming pixel row and column numbering begins in the bottom left
corner of the pixel array and that memory cell row and column numbering begins in the
top left corner of the memory array, the correspondence between each pixel/memory cell
pair can be represented through the following set of relations
Pixeli,j ↔MemoryCellu,v
u = 4
[
i− 2[(i+ 1) mod 2]]+ [[(j − 1) mod 4] + 1], v = d j4e
i = (du4 e+ 1)− 2[(du4 e+ 1) mod 2], j = 4(v − 1) + [(u− 1) mod 4] + 1
(4.15)
where i ∈ {1, 2, . . . , N}, j ∈ {1, 2, . . . ,M}, u ∈ {1, 2, . . . , 4N}, and v ∈ {1, 2, . . . , dM4 e}.
4.5 Spike Transfer Controller
It has been stated previously that the pixel-to-memory spike transfer occurs in a time-
domain multiplexed manner, with each pair of pixel rows allotted a window of length
trow xfer within which to transmit spike information to their corresponding spike-gated
4The term super-column is used since multiple pixel columns are contained within it.
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Figure 4-16: Block diagram of spike transfer controller.
memory cells. The spike transfer controller, working in concert with the row decoders and
buffers shown in Figure 4-1, coordinates this communication by generating an incrementing
7-bit Gray code, starting at 0000000 and incrementing upwards to a maximum of 11010115,
with a transition period of trow xfer. This Gray code is transmitted in parallel to the row
decoders, which use it to synchronize spike transmission and reception between correspond-
ing sets of pixel and memory cell rows. Since Gray code transitions involve only a single bit
flip, using this coding scheme in the transfer controller, along with simple combinational
logic in the row decoders, guarantees glitch-free control of the spike communication. The
details of the spike transfer controller are discussed in this section, while the row decoder
details are addressed in the next sections.
A block diagram of the spike transfer controller is shown in Figure 4-16. The controller
comprises a tunable relaxation oscillator, a 3-bit register to adjust the oscillator period, a
7-bit Gray counter, some control logic, and several output buffers. Together, these blocks
implement the behavior illustrated by the timing waveforms in Figure 4-17. In examining
these waveforms, assume the controller begins in its rest state prior to the arrival of the
pulse on the off-chip input signal Strt Xfer, which is equivalent to the signal S shown in
Figure 3-10. This rest state is characterized by LOW values for both En Dec and En Cnt, the
5This maximum value is a function of the number of pixel rows N , as explained in Section 4.7.
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Figure 4-17: Waveforms illustrating spike transfer controller operation.
latter of which disables the oscillator, forcing Clk to sit at a LOW level, and activates the low-
true Clear input to the Gray counter, forcing the counter state to 0000000. This rest state
prevails until a pulse arrives on Strt Xfer, causing both En Cnt and En Dec to go HIGH,
enabling the oscillator and disabling the counter’s low-true Clear input. After a short delay,
the first rising edge of Clk arrives, incrementing the Gray counter output from 0000000 to
0000001, with succeeding positive edges occurring at a nominal period of trow xfer and
incrementing the output up through 1101011. Upon reaching this maximum level, the
counter raises Thres Det, signalling to the control logic that the terminal code has been
reached. Within the control logic block, a HIGH level on Stop Cnt immediately resets En Dec,
and at the following falling edge of Clk also resets En Cnt, returning the controller to its
initial rest state until the next pulse on Strt Xfer. The purpose of resetting En Dec before
En Cnt is to disable the pixel and memory row decoders before the Gray counter undergoes
the non-Gray transition from 1101011 to 0000000, thus avoiding potential glitches in the
decoder outputs at this transition. The internal structure of the various blocks composing
this controller are discussed in the following subsections.
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4.5.1 Control Logic and Output Buffers
The control logic and output buffers are fairly self-explanatory, and therefore their details
will be outlined first. The control logic block is built using two SR flip-flops (SRFFs)
and one D flip-flop (DFF), which are connected as shown in Figure 4-18. It can be easily
verified that this circuit implements the functionality described above for the control logic
block. Each of the 1→50 output buffers is constructed with a scaled inverter chain sized
1× -4× -14× -50× relative to a minimum inverter. The buffer outputs drive bus lines within
the pixel and memory row decoders, as well as the spike buffers.
4.5.2 Addressable Register
Several components within the imager need the ability to exchange digital information with
an off-chip entity. In some cases, for example the SRAM array, data must be able to flow
both into and out (I/O) of the chip, while in others data is only sent in, typically to fine-tune
some analog parameter that can vary across process. This is the case with the spike transfer
controller, which incorporates a local 3-bit register to tune the relaxation oscillator period
to the nominal value of trow xfer = 5ns. To allow every such block that requires it access to
the external world while keeping the imager pin count manageable, a single 18-bit I/O bus
was provided. Internally, this bus is divided into separate uni-directional input and output
busses, Glb Data<17:0> and Glb Out<17:0>, respectively. While Glb Out<17:0> only connects
to the SRAM (see Section 4.8), Glb Data<17:0> is routed to six blocks across the imager.
To manage access to this input bus, a copy of the generic K-bit addressable register shown
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in Figure 4-19 was incorporated into each of these blocks. Each register connects to the
lower K bits of the global data bus, as well as a 3-bit address bus Glb Addr<2:0> and strobe
signal Glb Strobe. Three inputs of a 4-input AND gate are hard-wired to the selected
register address, with inverted copies of the address bits generated locally as needed. The
fourth input is connected to Glb Strobe, which is used to clock the register’s K parallel
D flip-flops once the address and data busses are valid. In the case of the spike transfer
controller, K = 3 and the register address was chosen to be 000.
4.5.3 RC Relaxation Oscillator
The gated RC relaxation oscillator topology shown in Figure 4-20 consists of an inverting
string of digital gates coupled with a tunable RC delay in a negative feedback loop. The
use of a NAND gate in the loop allows the external Enable signal to gate the feedback,
and thus the oscillator, ON and OFF. A set of nominal operating waveforms illustrating this
gating capability are shown in Figure 4-21. When Enable is LOW, the loop nodes Vres, VRC ,
and Vb all settle to HIGH levels, thus Clk is LOW and the oscillator is disabled. Since Vb
rests at a HIGH level, when Enable does eventually go HIGH, Vres quickly transitions LOW
and causes VRC to begin an exponential decay towards GND. As VRC reaches the input
threshold voltage of the 1→3 digital buffer, represented by the light-grey line on the VRC
waveform, Vb will begin to decrease. Due to the high gain of this buffer around threshold,
even small movements in Vb are quickly amplified via the positive feedback loop formed by
the buffer and the C1/C2 capacitive divider, which together implement a dynamic Schmitt
trigger. A fraction f = C1C1+C2 of the resulting rail-to-rail transition in Vb couples back
into VRC , pulling this node past and well below the buffer threshold level. However, since
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Figure 4-20: Gated relaxation oscillator with tunable period.
this transition also leads to a change in the polarity of Vres, VRC begins an exponentially
decaying rise back towards VDD, producing a similar cycle of opposite polarity.
The oscillations that result from the behavior described above exhibit an approximate
period of
Tosc = τ ln
[
(α+ f)(α− (1 + f))
α(α− 1)
]
+ tdelay (4.16)
where τ = Rosc(C1 + C2), αVDD is the input threshold voltage of the 1→ 3 buffer, and
tdelay is the net delay through the loop’s digital gates. The 1 → 4 inverting and 1 → 8
non-inverting buffers were implemented with scaled inverter chains sized 1× -1× -4× and
1× -1× -4× -8× relative to a minimum inverter, respectively. Since VRC is more analog in
nature, the 1→3 buffer’s input inverter was implemented with increased-length devices to
limit its shoot-through current and its P-to-N sizing ratio was chosen to achieve α = 12 ,
while the output stage was a simple 3× minimum inverter. Based on simulations with these
components, setting C1 = C2 = 20 fF and Rosc = 65 kΩ yields a nominal oscillation period
very close to the desired trow xfer = 5 ns.
Finally, to counteract potential perturbations in this nominal oscillation period due to
process variation, Rosc was implemented using the 3-bit resistor DAC shown in Figure 4-22.
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The resistance between T1 and T2 is a function of the digital input B<2:0>, and can be
varied from approximately 5 kΩ + 10 ·Runit when the input is 000 to 5 kΩ + 3 ·Runit when
the input is 111. Choosing Runit = 10 kΩ achieves the desired nominal Rosc = 65 kΩ with
a mid-range input of 100 and gives a tuning range of roughly ±50%, which is large enough
to allow worst-case resistance, capacitance, and gate delay variations over process to be
nulled.
4.5.4 7-bit Gray Counter
An N -bit Gray code sequence traverses each of the 2N possible N -bit codes while requiring
only a single bit flip to transition between neighboring codes. It is possible to construct
such a sequence recursively, as will be illustrated with the help of Table 4.4. Focusing on
only columns B<3:0> for the moment, notice that toggling a single bit naturally creates a
1-bit Gray code matrix G1 = [ 0 1 ]T , which forms the 2× 1 block above the horizontal line
spanning column B0. Next, to generate G2, mirror a copy of G1 about this horizontal line,
and to the left of the resulting 4 × 1 block construct a new column with the first 21 rows
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Figure 4-22: 3-bit resistor DAC used in relaxation oscillator.
set to 0 and the second 21 rows set to 1. The resulting 4 × 2 block, which lies above the
horizontal line spanning columns B<1:0>, is G2 = [ 0 0 1 10 1 1 0 ]
T . Following a similar procedure,
the N -bit Gray code matrix GN can be generated by mirroring GN−1 about a horizontal
line of symmetry and adding a column to the left of the resulting 2N × (N−1) block in
which the first 2N−1 rows are set to 0 and the latter 2N−1 rows are set to 1.
To gain insight into how a hardware Gray counter might be implemented, notice that
the recursive algorithm described above ensures that for K > 0, every transition in BK
occurs during the same state of B<K−1:0>, regardless of bits BK+1 and above. However, since
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B3 B2 B1 B0 B-1
0 0 0 0 1
0 0 0 1 0
0 0 1 1 1
0 0 1 0 0
0 1 1 0 1
0 1 1 1 0
0 1 0 1 1
0 1 0 0 0
1 1 0 0 1
1 1 0 1 0
1 1 1 1 1
1 1 1 0 0
1 0 1 0 1
1 0 1 1 0
1 0 0 1 1
1 0 0 0 0
Table 4.4: Columns B<3:0> form the 4-bit Gray code matrix G4 with horizontal lines mark-
ing the recursive mirroring steps. Column B-1 is an additional bit used in the hardware
counter implementation.
B<K−1:0> remains fixed across transitions in BK, an ambiguity exists in trying to determine
transitions in BK based on B<K−1:0> alone. An additional complication arises due to the fact
that no bits lie below B0 to define its transitions. Fortunately, both issues can be resolved
with the addition of a single bit B-1, which toggles on every code transition. The initial
state of B-1 is not important as long as it is accounted for in the overall design, and it was
arbitrarily chosen to start at 1, as shown in Table 4.4. With the addition of this bit, and
extrapolating from the 4-bit to the 7-bit case, a set of signals can be defined which govern
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the transitions of each bit in the Gray counter as follows
TB6 = B5 · B4 · B3 · B2 · B1 · B0 · B-1
TB5 = B4 · B3 · B2 · B1 · B0 · B-1
TB4 = B3 · B2 · B1 · B0 · B-1
TB3 = B2 · B1 · B0 · B-1
TB2 = B1 · B0 · B-1
TB1 = B0 · B-1
TB0 = B-1
(4.17)
where BK transitions only if its corresponding TBK is a 1. Combining these transition signals
with a set of eight toggle flip-flops (TFFs) yields the 7-bit Gray counter implementation
shown in Figure 4-23. Note that the TFF associated with B-1 is preset by the Clear signal
and is clocked on negative edges to avoid any potential race conditions, and that the code
1101011 generates the Thresh Det signal.
4.6 Pixel Row Decoder and Buffers
Both the pixel and memory row decoders receive buffered copies of the En Dec and B<6:0>
control signals from the spike transfer controller and, using identical arrays of combinational
logic, decipher these inputs to coordinate the pixel-to-memory spike communication. As
shown in the lower portion of Figure 4-24, the pixel row decoder is constructed using 75
parallel 8-input AND gates, each of which is hard-wired to output a HIGH level only when
En Pix Dec is HIGH and a particular 7-bit Gray code is present on Bpix,<6:0>. As discussed in
Section 4.5, the enable signal En Pix Dec is included to eliminate potential decoder output
glitches due to the non-Gray transition in Bpix,<6:0> from 1101011 to 0000000 at the end
of each full spike transfer period. In hard-wiring the AND gates’ Gray code values, which
were arbitrarily chosen to follow the incremental mapping shown in the figure, the required
bit inversions, represented by a bubble on the corresponding input leg, were generated using
local inverters. The output of each AND gate feeds a pair of 1→ 100 inverting buffers –
implemented with scaled inverter chains sized 1× -2× -7× -25× -100× relative to a minimum
inverter – which drive the Read lines of a pair of pixel rows LOW during the appropriate spike
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Figure 4-24: Pixel row decoder and control signal buffers for 150 row array.
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transfer window.
In addition to the decoder logic and buffers, this block also contains an array of 1→50
non-inverting buffers which interface several global pixel control signals, provided from off-
chip for maximum testing flexibility, with the corresponding row-level control lines in the
pixel array. Although the buffers are shown grouped in the figure for clarity, in the layout
they are distributed along the edge of the pixel array in a row-by-row manner, similar to
the decoder’s AND gates and inverting buffers.
4.7 SRAM Row Decoder and Buffers
In addition to helping the spike transfer controller coordinate spike communication, the
memory row decoder also works in conjunction with the SRAM read controller to select
a target memory row during SRAM read operations (see Section 4.9). As a result of this
added functionality, the structure of this block, shown in Figure 4-25, is concomitantly more
complex than that of the pixel row decoder presented in the previous section. To understand
the operation of this decoder as a whole, begin by considering a pair of segments, for example
Segments 1 & 2, each of which controls a block of memory cells eight rows tall (see Section
4.4.3). During the spike transfer mode of decoder operation, where En Mem Dec is HIGH
and Rd Row is LOW, the upper 8-input AND gates in both segments are enabled while the
lower ones are disabled, resulting in three conditions under which any of the segments’
outputs can be driven HIGH. First, when the Gray code Bmem,<6:0> is 0000001, the upper
AND gate in Segment 1 forces RW Spk<1:8> to go HIGH, enabling the memory cells in rows
< 1 : 8> to receive spike information from their corresponding pair of pixel rows. Second,
when Bmem,<6:0> transitions to 0000011, the upper AND gate in Segment 2 forces both
RW Spk<9:16> and RW Data<1:8> to go HIGH, enabling the memory cells in rows <9 :16> to
receive spike information from their respective pixels while simultaneously sampling SRAM
bus data into any memory cells in rows < 1 : 8 > that received a spike in the previous
interval. Following a similar line of reasoning, when Bmem,<6:0> transitions to 0000010,
both RW Spk<17:24> and RW Data<9:16> go HIGH, thus these staggered spike transfer and
data storage intervals propagate in lockstep through each eight-row block in the memory
cell array. Due to the boundary condition at Segment 75, an extra 8-input AND gate is
required to detect when Bmem,<6:0> transitions to 1101010 and force RW Data<593:600> to go
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Figure 4-25: Memory row decoder and buffers for 150 row pixel array.
HIGH, explaining why the spike controller was designed to reset on the next Gray code in
the sequence, 1101011, as mentioned in Section 4.5.
During the other mode of decoder operation, SRAM read mode, En Mem Dec is LOW and
Rd Row is HIGH, which disables the upper 8-input AND gate in each section and enables the
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lower one. These lower 8-input AND gates are hard-wired to decode the upper seven bits of
the row address provided by the SRAM read controller, Brow,<9:3>. Taking Segment 1 as an
example, when Brow,<9:3> is 0000000, the segment’s lower AND gate outputs a HIGH level,
which forces RW Spk<1:8> to go HIGH and enables the segment’s eight 4-input AND gates to
decode the lower three bits of the row address Brow,<2:0>. Based on the value of Brow,<2:0>,
a single output in the set RW Spk<1:8> will be driven HIGH, causing the memory cells in this
row to output their data on the SRAM data bus.
4.8 SRAM Column Interface
As discussed in Section 4.4.2, two 18-bit data busses D<17:0> and D<17:0> are routed vertically
through each column in the memory cell array. The SRAM column interface, in conjunction
with the SRAM read controller, is in charge of managing data I/O along these column
busses. As shown in Figure 4-26, this is accomplished using 70 dedicated column-level I/O
blocks, a tri-state encoder and buffer block, and two 18-bit addressable registers, along with
a set of input control signals. Each column-level I/O block contains a pair of 18-bit tri-state
input drivers, an 18-bit latch and tri-state output buffer, and an AND gate hard-wired to
respond to a unique 7-bit column address. When the global control signal R W is LOW data is
to be written to the memory cell array, and the tri-state encoder generates an appropriate
set of control signals for the columns’ tri-state input drivers based on the two 18-bit codes
stored in the addressable registers A and B. When R W is HIGH data is to be read from a
row in the memory cell array, and the tri-state encoder commands the column drivers to
first pre-charge both sets of data busses when Pre Tri is HIGH, and then enter a tri-state
mode when Pre Tri goes LOW. Following this initialization of the column busses, the SRAM
read controller and memory row decoder enable the appropriate memory array row and
allow each pair of bit lines to develop a differential read voltage (see Section 4.4.1), which
the latch blocks amplify into a full-scale digital result when Latch Col goes HIGH. Each
column’s 18-bit tri-state output buffer connects to the global output bus Glb Out<17:0>,
but it only actively drives the bus when both En Col Buf is HIGH and the state of Bcol,<6:0>
causes the column’s AND gate output to go HIGH. The decoder structure ensures that only
a single column buffer is enabled at a time, while the remaining buffers reside in tri-state.
Each of the blocks that constitute this column interface block are discussed below.
132
G
lb
_S
tr
o
b
e 
G
lb
_A
d
d
r <
2:
0>
 
G
lb
_D
at
a <
17
:0
>
 
D
at
a <
17
:0
>
 
A
d
d
re
ss
ab
le
 
 R
eg
is
te
r A
 
D
at
a <
17
:0
>
 
A
d
d
re
ss
ab
le
 
 R
eg
is
te
r B
 
Tr
i-
St
at
e 
En
co
d
er
 
Pr
e_
Tr
i 
R_
W
 
D
at
a_
A
<
17
:0
>
 
D
at
a_
B
<
17
:0
>
 
<
17
:0
>
 
<
17
:0
>
 
1 
25
 
D
rv
_D
_1
<
17
:0
>
 
<
17
:0
>
 
1 
25
 
D
rv
_D
_0
<
17
:0
>
 
<
17
:0
>
 
1 
25
 
D
rv
_D
_1
<
17
:0
>
 
<
17
:0
>
 
1 
25
 
D
rv
_D
_0
<
17
:0
>
 
<
17
:0
>
 
1 0 
Tr
i 
<
17
:0
>
 1
 0 
Tr
i 
La
tc
h
 &
 T
ri
-S
ta
te
 
O
u
tp
u
t 
B
u
ff
er
 
<
17
:0
>
 
B
 co
l,0
 
B
 co
l,1
 
B
 co
l,2
 
B
 co
l,3
 
B
 co
l,4
 
B
 co
l,5
 
B
 co
l,6
 
00
00
00
0 
D 1,<17:0> 
D 1,<17:0> 
<
17
:0
>
 
1 0 
Tr
i 
<
17
:0
>
 1
 0 
Tr
i 
La
tc
h
 &
 T
ri
-S
ta
te
 
O
u
tp
u
t 
B
u
ff
er
 
<
17
:0
>
 
B
 co
l,0
 
B
 co
l,1
 
B
 co
l,2
 
B
 co
l,3
 
B
 co
l,4
 
B
 co
l,5
 
B
 co
l,6
 
00
00
00
1 
D 2,<17:0> 
<
17
:0
>
 
1 0 
Tr
i 
<
17
:0
>
 1
 0 
Tr
i 
La
tc
h
 &
 T
ri
-S
ta
te
 
O
u
tp
u
t 
B
u
ff
er
 
<
17
:0
>
 
B
 co
l,0
 
B
 co
l,1
 
B
 co
l,2
 
B
 co
l,3
 
B
 co
l,4
 
B
 co
l,5
 
B
 co
l,6
 
10
00
10
1 
B
 c
o
l,<
6:
0>
 
En
_C
o
l_
B
u
f 
La
tc
h
_C
o
l 
Glb_Out<17:0> 
C
o
lu
m
n
 1
 
C
o
lu
m
n
 2
 
C
o
lu
m
n
 7
0 
D 2,<17:0> 
D 70,<17:0> 
D 70,<17:0> 
En
_C
o
l_
B
u
f 
La
tc
h
_C
o
l 
En
_B
u
f_
O
u
t 
Glb_Out<17:0> 
B
u
f <
17
:0
>
 
En
_C
o
l_
B
u
f 
La
tc
h
_C
o
l 
En
_B
u
f_
O
u
t 
Glb_Out<17:0> 
B
u
f <
17
:0
>
 
En
_C
o
l_
B
u
f 
La
tc
h
_C
o
l 
En
_B
u
f_
O
u
t 
Glb_Out<17:0> 
B
u
f <
17
:0
>
 
Figure 4-26: Block diagram of SRAM column interface.
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R/W Pre Tri Data Ax Data Bx Drv D 1x Drv D 0x Drv D 1x Drv D 0x Comment
0 X 0 0 1 0 1 0 Hold
0 X 0 1 0 1 1 0 Write 0
0 X 1 0 1 0 0 1 Write 1
0 X 1 1 1 0 1 0 Hold
1 0 X X 0 0 0 0 Tri-state
1 1 X X 1 0 1 0 Pre-charge
Table 4.5: Tri-state encoder operation.
4.8.1 Addressable Registers A & B
As discussed in Section 4.4.1 and shown in Table 4.3, by selecting from three of the four
possible states that can be driven on an SRAM cell’s I/O lines Q and Q, the cell can be
instructed to either update its internal state to a 1 or a 0 or to hold its previous state during
a write operation. In order to independently select from these three options for each bit
of the column bus, the column interface requires two bits of control information per bus
bit. These two bits are provided on the global input bus Glb Data<17:0> in two successive
phases, and are locally stored in the 18-bit addressable registers A and B, which can be
accessed at the global addresses 010 and 011, respectively (see Section 4.5.2). The outputs
of these two registers are provided in parallel to the tri-state encoder block, which use each
pair of bits to control the column-level tri-state input drivers during write operations.
4.8.2 Tri-State Encoder
The tri-state encoder generates the necessary signals to control the column-level tri-state
input drivers during both read and write operations. This block is composed of 18 identical
encoder cells, each of which independently controls the two column bus lines associated
with a single SRAM bit based on the logic shown in Table 4.5. When the the global control
signal R W is 0, which commands data be driven on the column busses, the encoder outputs
the necessary control signals to instruct the tri-state input drivers to either hold the SRAM
bit state constant, or update it to a 0 or 1, depending on which of the four possible input
states is present on Data Ax and Data Bx. When R W is 1 , the encoder ignores the bits
stored in the addressable registers and instead responds only to the state of the Pre Tri
signal. This input results in the encoder commanding the pre-tri input drivers to either
pre-charge both column bit lines when it is 1, or place both bit lines into a tri-state mode
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Figure 4-27: The tri-state encoder logic associated with a single column bus bit.
In1 In0 Output
0 0 Tri-state
0 1 0
1 0 1
1 1 Not Allowed
Table 4.6: Tri-state input driver operation.
when it is 0. The logic with which this behavior was implemented for each bit is shown in
Figure 4-27, while the 1→25 output buffers were constructed using scaled inverter chains
sized 1× -2× -7× -25× relative to a minimum inverter.
4.8.3 Tri-State Input Drivers
Each column-level I/O block contains a pair of 18-bit tri-state input drivers, which can either
actively drive the column data busses or enter a tri-state output mode, based on the control
signals provided by the tri-state encoder. The drivers are each constructed from 18 identical
unit cells, which independently operate based on the logic shown in Table 4.6. This driver
response elucidates the control signal output behavior of the tri-state encoder described
above in Table 4.5. Besides implementing this logical functionality, each driver must also
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Figure 4-28: Tri-state input driver used to drive each bit line.
be capable of driving a significant capacitive load as well, which is accomplished using the
unit driver cell topology shown in Figure 4-28. This driver consists of a 25× minimum size
output inverter in which the PMOS and NMOS devices are independently driven by a 1→8
inverting and 1→4 non-inverting buffer, respectively. This split control allows both output
devices to be simultaneously turned OFF, implementing the high impedance tri-state.
4.8.4 Latch, Tri-State Output Buffer, and Column Decoder
The 18-bit latch and tri-state output buffer block amplifies the differential voltages de-
veloped on D<17:0> and D<17:0> during an SRAM row read into a full-scale digital result
and, when selected via the column decoder, drives this data onto the global output bus
Glb Out<17:0>. Each block is composed of 18 copies of the single-bit latch and tri-state
buffer shown in Figure 4-29. Transistors M1-6 form a gated cross-coupled latch which,
when Latch Col goes HIGH, turns ON and amplifies the differential read voltage across D and
D into full-scale digital levels. The tri-state output buffer, formed by transistors M7-8 along
with the 1→8 inverting and 1→4 non-inverting buffers, is identical to the tri-state input
driver topology of Figure 4-28. However, the three additional AND gates force the buffer
into tri-state mode unless En Col Buf and En Buf Out are both HIGH, as depicted by the
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Figure 4-29: Single-bit latch and tri-state output buffer.
En Col Buf En Buf Out D D Buf
0 0 X X Tri-state
0 1 X X Tri-state
1 0 X X Tri-state
1 1 0 0 Not Allowed
1 1 0 1 0
1 1 1 0 1
1 1 1 1 Not Allowed
Table 4.7: Tri-state output buffer operation.
logic in Table 4.7. Thus, as shown in Figure 4-26, the hard-wired 7-input AND gate decoder
and column address bus Bcol,<6:0> select a single column output buffer to drive data on the
global data bus Glb Out<17:0>, while the remaining column buffers are guaranteed to be
tri-stated.
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4.9 SRAM Read Controller
Much like the spike transfer controller coordinates pixel-to-memory spike communication,
the SRAM read controller works in conjunction with the SRAM row decoder and column
interface to perform data reads from the SRAM array. For design simplicity, the internal
structure of this block, shown in Figure 4-30, makes maximum reuse of the components
used to construct the spike transfer controller (see Figure 4-16). The controller contains
three addressable registers: a 10-bit row address register accessible at global address 101,
a 7-bit column address register accessible at global address 100, and a 3-bit tuning register
accessible at global address 001, which is used to adjust the nominal oscillator period to
10ns. Similar to the spike transfer controller, the SRAM read controller also contains an RC
relaxation oscillator, a Gray counter, and a control logic block, which collectively implement
the state-machine behavior illustrated by the timing waveforms shown in Figure 4-31. As
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Figure 4-31: Waveforms illustrating SRAM read controller operation.
depicted in these waveforms, the SRAM read controller nominally rests in an inactive state
except during brief intervals after the arrival of a pulsed trigger signal, which in this case
is the Strt Rd signal generated by the 10-bit row address register. Referring to the generic
addressable register in Figure 4-19, the Strt Rd signal is equivalent to the output of the
4-input AND gate, thus it pulses HIGH in slightly delayed synchrony with Glb Strobe when
139
B 1 
Q 
Q 
DFF 
D 
Clr 
VDD 
Th
resh
_D
et 
Q 
Q 
SR FF 
S 
R 
Read En_Cnt 
C
lk
 
R_W 
Strt_Rd 
Read 
B<2:0> 
<2:0> 
B<2:0> 
B 2 
B 0 
B 1 
B 0 
B 2 
B 0 
En_Buf 
Latch 
Read_Row 
Precharge 
B 2 B 1 B 0 
R_W 
Figure 4-32: SRAM read control logic block.
Glb Addr<2:0> is 101. If the global signal R W is HIGH when this pulse reaches the control
logic block, it forces En Cnt to go HIGH, removing the Clear condition from the 3-bit Gray
counter and enabling the RC relaxation oscillator. As in the spike transfer controller, this
causes the Gray counter to begin incrementing, in this case from a rest state of 000 up
through aterminal value of 110. However, instead of buffering this Gray code out of the
controller to be decoded externally, it is fed to the control logic block where it is locally
decoded to generate the Pre Tri, Rd Row, Latch Col, and En Col Buf output signals with
the timing depicted in Figure 4-31. The control logic block also internally generates the
Thresh Det signal shown in the figure which, on the first falling edge of Clk, causes En Cnt
to reset, disabling the oscillator and clearing the output of the Gray counter to its rest state
of 000. Since the only significant difference between this controller and the spike transfer
controller is within the control logic block, the internal structure of this block alone will be
shown here (see Figure 4-32). The structure of the remaining blocks can be easily inferred
based on the descriptions and figures in Section 4.5.
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4.10 Summary
This chapter discussed a prototype CMOS imager design that implements the time-based
dual-threshold wide-dynamic-range imaging algorithm introduced in Chapter 3. The major
imager blocks include:
• A 150×280 spike-based pixel array. Each 12.5 µm×12.5 µm pixel employs an n-well/p-
substrate photodiode, capacitively-coupled charge reference, novel fully-differential
comparator, and spike-generator, which together encode pixel threshold information
in a spike-based timing format. The pixel layout achieves 42.7% fill factor.
• A parallel array of spike-gated SRAM memeory cells, which form a one-to-one mapping
with the pixels in the imaging array. Based on spike-encoded threshold information
from its corresponding pixel, each memory cell records up to 18 bits of timing infor-
mation from a global data bus. Multiple writes to arbitrary subsets of the 18 bits are
possible in a single frame, allowing various pieces of pixel information to be recorded.
• A spike transfer controller, which in conjunction with a pair of pixel and memory row
decoders and a set of parallel spike buffers, coordinates spike transmission between
each pixel and its associated memory cell. The entire array’s pixel-to-memory spike
transmission is guaranteed to complete within a nominal 375 ns transfer window.
• An SRAM read controller, row decoder, and column interface, which enable data to
be written to and read from the SRAM array.
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Chapter 5
Experimental Results
The previous chapter presented the design of a prototype time-based CMOS imager capable
of implementing the proposed dual-threshold imaging algorithm. This chapter discusses
the experimental setup and techniques that were employed to test this chip and presents
measured performance data from it. The experimental results are also compared with the
theory developed in Chapter 3, as well as with past designs from the literature.
5.1 Imager Die
The prototype dual-threshold imager was fabricated using a 0.18-µm CMOS 1.8-V 6-metal
process, and took advantage of the linear MIM capacitor and poly resistor options. Although
3.3-V transistors were also available, only the 1.8-V devices were employed in the design.
The die photo shown in Figure 5-1 illustrates the major functional blocks of the imager, and
is similar to the block-diagram presented previously in Figure 4-1. The overall die measures
5000 µm ×5000 µm including pads.
5.2 Test Board
Since achieving high-speed pixel-to-memory communication is critical in minimizing the
time ∆Tmin between successive pixel threshold samples, this portion of the digital control
was implemented on-chip (see Section 4.5). Similarly, since the SRAM read speed limits the
imager output data rate, its digital control was also integrated on the die (see Section 4.9).
For maximum testing flexibility, all remaining control signals are generated off-chip using
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Figure 5-1: Prototype dual-threshold imager die photo.
various components included on the test board shown in Figure 5-2. Digital control vectors
are generated using an AT91SAM7SE512 32-bit ARM microcontroller [77], and are used
to control the imager as well as a custom 12-bit DAC. The microcontroller also contains a
built-in universal serial bus (USB) transceiver, which is used to transmit image data to a
host computer. Custom code was written to enable the microcontroller to comply with the
USB video class (UVC) specification v1.1 [78], allowing the board to communicate directly
with the built-in Windows XP driver usbvideo.sys [79]. The advantage of complying with
this specification and driver is that MATLAB’s image acquisition toolbox supports data
capture from devices within this class [72]. Thus, the test board enables imager data to be
generated, transferred from the imager to the microcontroller, and then streamed over USB
directly into MATLAB for post-processing and recording. Two final board-level components
of great importance are the 4.3-mm focal length miniature glass lens (Model V-4304.3-2.0)
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Figure 5-2: Test board used to characterize prototype imager.
and lens mount (Model V-LH4), which were purchased from [80].
Though the high-level microcontroller code, such as the USB code mentioned above,
was written in C, the time-critical imager and DAC control code was written in assembly.
Even with this assembly-level optimization, the minimum time between successive pixel
threshold detections ∆Tmin could only be reduced to 60 clock cycles. With the maximum
microcontroller clock frequency limited to ≈ 48 MHz due to the use of the USB transceiver,
the value ∆Tmin ≈ 1.252 µs is nearly twice as large as the prototype is capable of achieving
(see Section 4.2), and will result in a reduced experimental dynamic range.
5.3 12-bit Segmented DAC
The custom 12-bit DAC was implemented on a separate die, offering greater testing flexi-
bility. A segmented topology consisting of a 4-bit tapped resistive ladder feeding an 8-bit
switched-capacitor DAC was employed in this design, as shown in Figure 5-3. The upper
4-bits of the input code control which of the 16 equal-valued ladder resistors the two taps
span, providing Vlow and Vhigh. The binary-weighted switched-capacitor DAC then inter-
polates between these two input voltages based on the lower 8-bits of the input code. The
switched-capacitor DAC amplifier was designed to directly drive loads exceeding 300 pF at
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Figure 5-3: 12-bit segmented DAC topology.
greater than 5 MHz bandwidth, enabling the DAC output Vout to drive the large parasitic
capacitance on the pixel Vthresh line. When powered down, Vout defaults to VDD, which
based on the discussion of reset switch leakage in Section 4.1.1 should introduce no potential
leakage problems in the pixels. This allows the DAC to be powered down between pixel
comparisons, leading to significant energy savings.
A representative pair of DNL and INL characteristics measured from the implemented
DAC are shown in Figure 5-4. One oversight in the design that is evident in the DNL
plot is that the charge transfer between the binary weighted capacitors and the integrating
capacitor C8 leads to increased output voltage variance as Vlow and Vhigh move up the
resistor ladder. This occurs due to intrinsic variance in the binary-weighted capacitors
being scaled by the magnitude of Vlow and Vhigh. One solution is to eliminate C8 and wrap
the binary-weighted capacitors around the amplifier when the DAC enters hold mode. Even
with this flaw, the second plot illustrates the implementation achieves nearly 11-bits of INL
precision. While the resulting ≈ ±1-bit peak offset does increase the effective quantization
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Figure 5-4: Measured DNL and INL from 12-bit DAC.
noise floor, it turns out to not be a limiting factor in the overall imager performance.
5.4 Ccoup Characterization
Based on the ideal dual-threshold pixel response defined by Equation 3.9, determining
the true average value of Ccoup across the imager array is critical in enabling absolute
photocurrent and dark current levels to be inferred from output pixel data. However, this
capacitor is tricky to measure accurately due the large parasitic capacitances (relative to
the expected value of Ccoup itself) connected to both of its plates. Fortunately, using the
experimental setup shown in Figure 5-5, an accurate measurement of Ccoup can be obtained
despite the presence of these parasitics. The procedure employed in conjunction with this
test setup begins by biasing all pixels in their auto-zero reset mode (see Sections 3.3.2 and
4.1.1). This places each pixel comparator in unity-negative feedback, as shown, and forces
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low-frequency movements in Vref and Vpd to be related by
∆Vpd = ∆Vref ·
[
A
1 +A
]
, (5.1)
where A is the open-loop gain of the comparator. Based on the comparator simulation
results shown in Table 4.1, A > 150 V/V, thus movements in Vref and Vpd should match
within a fraction of a percent. Next, apply the composite input signal Vref (t) = [850 mV +
Asine,in · sin(2pifosct)] with fosc = 50 kHz. With the function generator connected to the
chip, the sine wave amplitude at Vref was measured to be Asine,in = 35.86 mV. As long
as fosc is at least several orders of magnitude below the comparator unity-gain bandwidth,
which is the case here, Equation 5.1 predicts that each pixel’s Vpd node will oscillate at the
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same frequency and with an amplitude within a fraction of a percent of Asine,in.
Turning our attention now to the bottom plate1 of Ccoup, the presence of Cpar,pix and
Cpar,glob, which are due to pixel-level and chip/board-level parasitics associated with rout-
ing Vthresh, respectively, are what prohibit direct measurement of Ccoup using a simple
capacitance meter at Vthresh. The approach shown in the figure removes the effect of these
parasitics by connecting Vthresh to the virtual ground terminal of an op-amp-based leaky
integrator, which forces Vthresh = VDC . As long as the op-amp gain and bandwidth are
large enough to ensure near-ideal behavior, which is the case in this experiment, its output
voltage will be given by
Vout = −Vpd · Zfb(s)
Zin(s)
= −Vpd ·
[
Rleak
1+sCintRleak
][
1
N ·M ·sCcoup
] , (5.2)
where N = 150 and M = 280 are the number of rows and columns in the array, respectively.
Note this result is independent of the parasitic capacitances connected to Vthresh.
The final phase of the experiment requires accurate knowledge of Cint, thus before the
integrator was constructed, the value of Cint was characterized at 50 kHz using a high-
accuracy capacitance meter and found to have a value Cint = 896.5 pF. Additionally, by
choosing Rleak = 4.7 MΩ, the lowpass cutoff of this parallel impedance occurs at fcutoff =
1
2piRleakCint
≈ 38 Hz, more than three orders of magnitude below fosc. Thus, to very good
approximation Zfb(s) ≈ 1sCint , which allows Equation 5.2 to be simplified to the form
Vout = −Vpd · N ·M · Ccoup
Cint
. (5.3)
Using a lock-in amplifier to measure the amplitude of the output sine wave at Vout gave
Asine,out = 13.436 mV, which along with Asine,in, Cint, and Equation 5.3 yields
Ccoup,extracted =
|Asine,out|
|Asine,in| ·
Cint
N ·M = 7.998 fF. (5.4)
This result is in excellent agreement with the design value of 8 fF.
1The bottom plate in the physical layout, not the figure.
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5.5 Idark Characterization
Armed with an average value for Ccoup, the next experiment employed the dual-threshold
algorithm to measure the photodiode dark current statistics across the pixel array. During
this experiment, the chip was shielded from external illumination and the frame time was
increased to tframe,end = 150 ms to allow ample charge to be collected at each pixel before
tthresh. This required a modified Vthresh waveform with a correspondingly longer frame time,
which was generated using the MATLAB script mentioned in Section 3.4.4. A series of 100
frames was captured from the test board using MATLAB, and the resulting dual-threshold
pixel data was processed using Equation 3.9 to yield a dark-current data set with the form
shown in Figure 5-6. This figure illustrates that the processed image data D(i, j, f, Ilux) is
a function of the pixel row i and column j, the frame number f , and the input illuminance
Ilux, which in this case is zero. The data array was analyzed to determine the average dark
current of each pixel using the relation
Idark(i, j) =
1
P
P∑
f=1
D(i, j, f, 0), (5.5)
where for this experiment P = 100. This equation averages out temporal variations, which
appear as frame-to-frame differences in a particular pixel’s response, to generate an estimate
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additional 19 pixels are not represented in this histogram, as they exhibit Idark > 20 fA.
of Idark(i, j) for each pixel. It is interesting to plot a histogram of the results, which is shown
in Figure 5-7. Note that the bars in this plot represent the square-root of the number of
pixels exhibiting a particular Idark. This compressed axis allows the outliers to the right of
the central distribution to be easily observed. Furthermore, as mentioned in the caption, 19
pixels exhibit Idark > 20 fA, with the largest at 85 fA. The pixels to the right of the central
distribution manifest as bright spots in the image, and are one of the primary reasons for
the push towards pinned-photodiode technologies [81].
Returning to the task of characterizing the statistics of the imager dark current, the mean
dark current over the array can be calculated by substituting the result from Equation 5.5
into the following relation
Idark,array =
1
N ·M
N∑
i=1
M∑
j=1
Idark(i, j), (5.6)
where N = 150 and M = 256 since we are characterizing the dark current over the photo-
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sensitive portion of the array. The resulting average is
Idark,array = 3.4 fA. (5.7)
Note that this level is nearly nine times larger than the predicted value calculated in Section
4.1.1 based on Equation 4.2. As mentioned in that discussion, this can mostly be attributed
to process-dependent generation mechanisms, for which no data was available a priori.
Before calculating the dark current variance, note that the goal is to characterize the
average pixel-to-pixel mismatch, which will be quantified as a fixed-pattern noise term.
Since variance calculations are susceptible to corruption by a few large outliers, it makes
sense to limit this effect by clipping the dark current at some maximum level κ · Idark,array
as follows
Idark,clipped(i, j) =

Idark(i, j) if Idark(i, j) ≤ κ · Idark,array,
κ · Idark,array if Idark(i, j) > κ · Idark,array.
(5.8)
This clipped dark current array can then be used to estimate the variance of the central
distribution using the relation
σ2Idark,array =
1
(N ·M)− 1
N∑
i=1
M∑
j=1
[ Idark,clipped(i, j)− Idark,clipped ]2, (5.9)
where
Idark,clipped =
1
N ·M
N∑
i=1
M∑
j=1
Idark,clipped(i, j). (5.10)
Evaluating these relations with N = 150, M = 256, and κ = 5 yields a variance of
σ2Idark,array = (0.904 fA)
2, (5.11)
which corresponds to roughly 25% relative pixel-to-pixel dark current mismatch.
5.6 Pixel Quantum Efficiency
As discussed in Chapter 2, due primarily to the spatial dependencies of the photon-to-
electron conversion process, the number of electrons collected by a photodiode as a result of
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Figure 5-8: Optical test bench used to characterize imager.
each arriving photon will be less than unity. The parameter used to characterize this effect
was first introduced in Equation 2.2, and is repeated here for ease
η(λ) =
Iphoto
q
· h · c
λ
· 1
Ilux · f(λ) ·Apd . (5.12)
This parameter η(λ) quantifies the number of charge quanta collected by the photodiode
per incident photon in terms of the photon wavelength λ, the photodiode current Iphoto,
the input illuminance Ilux, the wavelength-dependent illuminance-to-irradiance conversion
factor f(λ), and the photodiode area Apd, along with Planck’s constant h = 6.626×10−34 J·s,
the speed of light c = 3× 108 m/s, and the unit charge q = 1.602× 10−19 C. Characterizing
the photodiode quantum efficiency is a necessary step in bridging the gap between the
noise analysis presented in Chapter 3, which was formulated in terms of Iphoto, and the
experimental data of this chapter, in which the independent variable is Ilux.
This experiment marks the first of several that will make use of various components
from the optical test bench shown in Figure 5-8. In this experiment, the output of a DC-
regulated white light source (Dolan-Jenner Model DC950) is fed to a digital monochromator
(Mini-Chrom Model DMC1-03) which allows a narrow but tunable bandwidth (≈ 2 nm)
of optical frequencies to pass through to its output [82, 83]. The monochromator feeds
an integrating sphere (Edmund Optics Model NT58-585) which collects and randomizes
the light profile through numerous diffuse internal reflections [84]. An internal baﬄe also
ensures that no direct optical coupling occurs between the input and output ports of the
153
sphere. Due to its randomizing internal reflections, the directed beam at the sphere’s input
is transformed into a spatially uniform illuminance at its output, which is used to expose
every pixel in the lens-less prototype imager to nearly the same illuminance2. The absolute
value of this illuminance can be simultaneously measured at a second sphere output port
using a NIST-traceable calibrated photodiode (Thorlabs Model FDS100-CAL) [85].
Using this test bench, the response of the imager was characterized at 10 nm intervals
over the optical spectrum from 400 nm to 700 nm. At each wavelength 100 frames of image
data were captured while the calibrated photodiode was used to simultaneously record a
calibration photocurrent Iphoto,cal. Due to the uniform input illumination, the average pixel
response can be calculated at each wavelength using
Iphoto(λ) =
1
N ·M · P
N∑
i=1
M∑
j=1
P∑
f=1
[D(i, j, f, Ilux, λ)− Idark,array ], (5.13)
with N = 150, M = 256, and P = 100. Notice that to help improve the accuracy of this
measurement, the mean dark current of the array, calculated in Equation 5.6, is subtracted
from each frame. Using the calibration curve provided with the FDS100-CAL photodiode
to calculate the pixel irradiance Ilux ·f(λ), along with the value Apd = 6.55 µm ×10.34 µm,
the quantum efficiency at each wavelength was calculated using Equation 5.12 and is shown
in Figure 5-9. At its peak of λ = 500 nm, the photodiode collects an average 0.495 electrons
per incident photon.
5.7 Pixel Transfer Characteristic
To measure the pixel transfer characteristic, several modifications were made to the optical
test bench of Figure 5-8. First, since the calibrated photodiode’s spectral response is not
lux-weighted, it can only be used to measure the irradiance of sources with a known spectral
composition. Therefore, the white light source and monochromator were replaced with an
array of 520 nm light-emitting diodes (LEDs), allowing for a wide range of input intensities
with known spectral composition. By assuming the bulk of the radiant flux lies near the LED
peak wavelength, each irradiance measurement taken with the calibrated photodiode can be
converted to a corresponding illuminance. The second modification to the setup was the use
2The lens and lens mount were absent during all of the characterization experiments, except during the
sample frame captures in Section 5.12.
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Figure 5-9: Measured quantum efficiency η(λ) of imager photodiode.
of the neutral-density filter holder shown in the figure, which was placed between the LED
array and the integrating sphere. When necessary, either a 10% transmission (Thorlabs
Model NE10A) or 1% transmission (Thorlabs Model NE20A) absorptive neutral-density
filter could be added to the holder to attenuate the radiant flux reaching the integrating
sphere input port from the LEDs [86].
Using this experimental setup, the imager response was characterized at five log-spaced
points per decade over the range 10−2 lux ≤ Ilux ≤ 104 lux, with a total of 100 frames
recorded at each illuminance. For Ilux ≥ 1 lux, no neutral density filters were needed, as
the incident illuminance could be accurately measured using the calibrated photodiode. For
Ilux < 1 lux, the incident illuminance was first accurately set a factor of fND above the
desired level using the calibrated photodiode, and a neutral density filter with a transmission
of 100fND percent was placed between the LED array and the integrating sphere during frame
capture. To obtain maximum accuracy with this method, the responses of both the 10%
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and 1% neutral density filters were separately characterized, and were found to transmit
100
fND,10%
= 8.398% and 100fND,1% = 0.761% of the LED radiant flux, respectively. After
processing the resulting dual-threshold digital pixel data using Equation 3.9 to obtain the
data array D(i, j, f, Ilux), the mean response of each pixel was calculated using
Iphoto(i, j, Ilux) =
1
P
P∑
f=1
[D(i, j, f, Ilux)− Idark,array ], (5.14)
where P = 100 and again the mean array dark current calculated in Equation 5.6 is sub-
tracted to help improve measurement accuracy. The mean array response was then calcu-
lated using
Iphoto(Ilux) =
1
N ·M
N∑
i=1
M∑
j=1
Iphoto(i, j, Ilux), (5.15)
with N = 150 and M = 256. The measured transfer characteristic is shown in Figure 5-10,
along with a plot of the ideal characteristic
Iphoto = Ilux · 26.34× 10−15 A/lux, (5.16)
which was generated using Equation 5.12 and the values Apd = 6.55 µm ×10.34 µm, λ =
520 nm, f(λ) ≈ 1(0.71)·683 Wlux·m2 , and η(λ) = 0.450 e−/photon. The two characteristics,
which are in good agreement, demonstrate the inherent linearity of the capacitively-coupled
dual-threshold pixel response.
Finally, notice that the pixels saturate at Ilux = 2274 lux, corresponding to a measured
value of Iphoto,max = 68.15 pA. The Vthresh waveform employed in this experiment was
generated using ∆Tmin = 1.252 µs and tframe,end = 30 ms, and achieved a value of toff,end =
130.1 µs. With Ccoup = 8 fF and Vthresh,max ≈ 1.15 V due to roughly 50 mV of the
swing being consumed by the offset phase at high photocurrents, the theoretical maximum
photocurrent can be estimated using Equation 3.11 to be 70.7 pA, in good agreement with
the measured level.
5.8 Pixel Responsivity
The pixel responsivity was previously defined in Section 4.1.1 as the time-rate-of-change
in the threshold waveform as a function of the input illuminance dVthreshdt (Ilux) which was
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Figure 5-10: The measured and theoretical pixel transfer characteristics with tframe,end =
30 ms demonstrate the inherent linearity of capacitively-coupled dual-threshold pixel re-
sponse.
re-interpreted in Equation 4.7 in the following form
Responsivity =
Iphoto/Ilux
Ccoup
. (5.17)
Based on the level of matching between the measured and ideal transfer characteristics
depicted in Figure 5-10, the ideal relationship given in Equation 5.16 can be substituted
directly into Equation 5.17 to find
Responsivity =
26.34× 10−15 A/lux
8× 10−15 F = 3.292
V
lux · s . (5.18)
As discussed previously, the primary way to improve this metric is by reducing the value of
Ccoup employed in the pixel design.
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5.9 Pixel Signal-to-Noise Ratio and Dynamic Range
In addition to enabling the transfer characteristic of Figure 5-10 to be plotted, the data
recorded in Section 5.7 can also be used to determine the pixel SNR and dynamic range
as a function of Ilux. The pixel SNR is based on a measure of pixel noise power that
excludes pixel-to-pixel FPN effects, which can be generated by calculating the mean intra-
pixel variance at each level of illumination using the relation
σ2Iphoto,pixel(Ilux) =
1
N ·M · (P − 1)
N∑
i=1
M∑
j=1
P∑
f=1
[D(i, j, f, Ilux)− Iphoto(i, j, Ilux) ]2. (5.19)
Substituting this result, along with the mean response calculated in Equation 5.15, into
Equation 3.20 gives
SNRpixel(Ilux) = 10 · log10
[
Iphoto(Ilux)
2
σ2Iphoto,pixel(Ilux)
]
. (5.20)
A plot of the measured pixel SNR versus illuminance, along with the response predicted
by the noise theory of Chapter 3, is shown in Figure 5-11. The plot demonstrates that
the pixels experimentally achieve 98.8 dB dynamic range and 44 dB peak SNR. Initially
the agreement between measurement and theory was poor due to a higher-than-expected
pixel noise floor. Though reset noise does not affect the dual-threshold pixel noise floor, by
measuring the frame-to-frame covariance in Vthresh(toff ) and Vthresh(tthresh) for individual
pixels, this noise term was also observed to be significantly higher than expected. Both
effects were ultimately traced to the photodiode voltage-dependent parasitic capacitance,
which was experimentally shown to be a factor of 4.46 times larger than the value predicted
using process data in Equation 4.4. As shown in Equations 3.17 and 3.18, this results in
an increase in both reset and read noise charge uncertainty at Vpd. While this effect brings
the expected and measured reset noise into agreement, an additional factor of two increase
in the theoretical comparator input-referred noise is necessary to achieve good agreement
between the predicted and measured total pixel noise floors.
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Figure 5-11: The measured and theoretical pixel SNR characteristics with tframe,end =
30 ms. The pixels experimentally achieve 98.8 dB dynamic range and 44 dB peak SNR.
5.10 Array Signal-to-Noise Ratio and Dynamic Range
The array SNR is calculated using a measure of pixel noise power that includes the effects
of pixel-to-pixel mismatch, which in the dual-threshold pixel can be attributed primarily to
gain and dark-current FPN. As with the dark-current characterization presented earlier, to
avoid allowing a few outlier pixels with exceptionally large dark current to corrupt the low-
illumination variance, the data array D(i, j, f, Ilux) was post-processed using the following
relation with κ = 5
Dpp(i, j, f, Ilux) =

[D(i, j, f, Ilux)− Idark,array ] if Idark(i, j) ≤ κ · Idark,array,
[D(i, j, f, Ilux)− Idark(i, j)
+κ · Idark,array ]
if Idark(i, j) > κ · Idark,array.
(5.21)
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The mean and variance of this post-processed data as a function of illuminance were then
calculated using
Iphoto,pp(Ilux) =
1
N ·M · P
N∑
i=1
M∑
j=1
P∑
f=1
Dpp(i, j, f, Ilux), (5.22)
and
σ2Iphoto,array(Ilux) =
1
(N ·M · P )− 1
N∑
i=1
M∑
j=1
P∑
f=1
[Dpp(i, j, f, Ilux)− Iphoto,pp(Ilux) ]2, (5.23)
where in both equations N = 150, M = 256, and P = 100. Substituting these two results
into Equation 3.20 gives
SNRarray(Ilux) = 10 · log10
[
Iphoto,pp(Ilux)
2
σ2Iphoto,array(Ilux)
]
. (5.24)
A plot of the measured array SNR versus illuminance, along with the response predicted
by the noise theory of Chapter 3, is shown in Figure 5-12. The plot demonstrates that the
array experimentally achieves 95.5 dB dynamic range with 37 dB peak SNR, and the level
of agreement between measurement and theory is excellent. As expected, the peak array
SNR is lower than the peak pixel SNR due to the noise power added by gain FPN, which
based on the measurements is around 1.5%. The array dynamic range is also slightly below
that of the individual pixels due to the noise power added by dark-current FPN.
To quantify the SNR and dynamic range improvement provided by the dual-threshold
algorithm, the raw dual-threshold pixel data was re-processed using Equation 3.9. However,
instead of subtracting the measured offset voltage Vthresh(toff ) and time toff on a pixel-by-
pixel and frame-by-frame basis, only the mean levels Vthresh(toff ) and toff , averaged over
all pixels and all frames at a given illuminance level, were used to calculate each pixel’s
photocurrent. This step removes fixed average offsets that are common to all pixels, but
unlike the true dual-threshold approach, does not remove offset FPN from the resulting data
array Doff,FPN (i, j, f, Ilux). Analyzing this data using Equations 5.21-5.24, the array SNR
plot shown in Figure 5-13 was generated, which illustrates that the dual-threshold algorithm
improves the array dynamic range by more than 6.0 dB compared to auto-zeroing alone.
In this case the improvement can be primarily attributed to the algorithm’s elimination of
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Figure 5-12: The measured and theoretical array SNR characteristics with tframe,end =
30 ms. The array experimentally achieves 95.5 dB dynamic range and 37 dB peak SNR.
pixel reset noise.
5.11 Array Energy Efficiency
Besides dynamic range and SNR, the power consumed by an imaging array during frame
capture is another important measure of its performance. To allow for direct comparisons
of power consumption across various designs, the following metric was defined
Energy Efficiency =
Total power consumed
# pixels · Frame rate , (5.25)
which normalizes each array’s power by the number of pixels it contains and its frame
rate. Based on experimental measurements, the prototype dual-threshold imager achieves
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Figure 5-13: Array dynamic range is improved by more than 6.0 dB using the dual-threshold
algorithm compared with auto-zeroing alone. In this case the improvement is primarily due
to the algorithm’s elimination of pixel reset noise.
an energy efficiency of
Energy Efficiency = 1.79 nJ/pixel/frame. (5.26)
This level is compared with other reported designs in the scatter plot shown in Figure 5-
14, which maps each design’s achieved energy efficiency versus its reported array dynamic
range, with more efficient implementations occurring towards the bottom-right corner of
the figure. The plot demonstrates that the prototype dual-threshold imager is one of the
most energy-efficient wide-dynamic-range imagers reported.
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Figure 5-14: Scatter plot of energy efficiency versus array dynamic range for previously
reported imager designs. The star represents the performance achieved in the prototype
dual-threshold imager. The lettered dots correspond to the following references: a - [52],
b - [87], c - [25], d - [57], e - [88], f - [56], g - [37], h - [34], i - [22], j - [30], k - [89], l - [90],
m - [24], n - [48], o - [27], p - [67], q - [35], r - [91], s - [70], t - [65], u - [29], v - [31], w - [33],
x - [69], y - [39], z - [21], aa - [18], bb - [28], cc - [68].
5.12 Sample Image
To illustrate the intrinsic advantage of wide-dynamic-range operation, the sample 80-dB dy-
namic range scene shown in Figure 5-15(a) was captured using the prototype 150×256 dual-
threshold imager. Notice that both the brightly-illuminated car and the dimly-illuminated
white circle under the table are simultaneously recorded by the imager. Compare this with
the frame shown in Figure 5-15(b), which illustrates how the same scene would appear if
captured with a 62-dB dynamic range CMOS APS imaging array – a typical number for this
type of sensor. With the available dynamic range focused on the dimly-illuminated region
under the table, all of the information outside the window is lost to saturation. Note that
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95.5 dB dynamic range sensor
62 dB dynamic range sensor
(a)
(b)
Figure 5-15: A sample 80-dB dynamic range image captured using the prototype 95.5-dB
dynamic range imager (a) and a 62-dB dynamic range imager (b), illustrating a loss of
information due to pixel saturation in the latter case. In both cases log compression has
been applied to the linear data to allow the image’s full dynamic range to be displayed in
a single frame, and tframe,end = 30 ms.
both images have been log-compressed to enable their full dynamic range to be visible both
on-screen and in print, with the minimum and maximum log levels in each image stretched
to cover the full grayscale gamut. This gives the false impression that the image in part (b)
has higher contrast, due to its reduced dynamic range, when in reality the recorded contrast
of both images is the same.
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Parameter Value
Technology 0.18-µm 1.8-V CMOS 1P-6M, N-well
Power supply 1.8 V
Die area 5000 µm ×5000 µm
Number of pixels 150(V)× 280(H) (24 dark columns)
Pixel type Photodiode
Pixel pitch 12.5 µm×12.5 µm
Fill factor 42.7%
Threshold waveform DAC 12-bit, 1.2 V swing
Coupling capacitance 7.998 fF (measured)
Photodiode capacitance 25.56 fF (measured @ Vpd = 850 mV)
Other parasitic caps at photonode 2.8 fF (calculated @ Vpd = 850 mV)
Pixel responsivity 3.292 V/(lux·s)
Dark current 5.02 nA/cm2 (measured @ T = 300K)
Gain FPN 1.5%
Array performance 95.5 dB dynamic range, 37 dB peak SNR (measured)
Pixel performance 98.8 dB dynamic range, 44 dB peak SNR (measured)
Power consumption 375 µW (measured @ 5fps)
Table 5.1: Prototype dual-threshold imager characteristics and performance.
5.13 Summary
This chapter presented the experimental setup and techniques that were employed to test
the prototype 150×256 pixel dual-threshold CMOS imager, and presented measured perfor-
mance data from it. The experimental results were also compared with the theory developed
in Chapter 3, as well as with past designs from the literature. A summary of the relevant
prototype characteristics is given in Table 5.1.
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Chapter 6
Conclusions
6.1 Summary
This thesis focused on improving the performance of video-rate time-based imagers, focus-
ing specifically on the class of time-varying threshold designs that have been previously
reported. The following contributions were made to this area:
• A novel dual-threshold time-based current sensing algorithm was proposed that forces
each single-slope integrating pixel to cross two threshold levels per frame – once just
after reset and a second time after a near-optimal amount of photo-generated charge
has been collected. This differential measurement technique eliminates offset FPN
and pixel reset noise, and reduces comparator 1/f noise.
• Synchronous threshold detection was employed and was shown to yield significant
power savings compared with asynchronous approaches in this application. The re-
sulting time-domain quantization noise introduced by the synchronous threshold de-
tections was also analyzed.
• A method of optimizing the global dual-threshold waveform and associated pixel
threshold-detection times was presented. The method ensures that the quantiza-
tion noise introduced by the algorithm remains negligible compared to the intrinsic
pixel noise floor, while simultaneously minimizing the number of threshold detections
employed, and thus energy consumed.
• A novel capacitively-coupled pixel topology was introduced that enables highly-linear
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responses to be achieved with the dual-threshold algorithm while minimizing the
common-mode input range of the pixel comparator, simplifying its design.
These innovations were incorporated into the design of a prototype dual-threshold time-
based CMOS imager. The imager implements pixels and their associated 18-bit timing
memories in separate on-chip arrays linked by a 200 MHz time-domain-multiplexed com-
munication bus, enabling a pixel pitch of 12.5 µm with 42.7% fill factor in a 0.18-µm 1.8-V
CMOS process. The prototype experimentally achieved an array dynamic range of 95.5 dB
and 37 dB peak SNR, while consuming 1.79 nJ/pixel/frame, making it one of the most
energy-efficient wide-dynamic-range imagers reported.
6.2 Future Work
Several paths are worth exploring in further developing the ideas presented in this thesis.
These include:
• The prototype imager performance was limited by poor photodiode parasitic models.
Namely, both the dark current and parasitic depletion capacitance of the n-well/p-
substrate junction were significantly larger than predicted by the available models.
Both effects led to an increased pixel noise floor and reduced dynamic range. Further
work in optimizing this photodiode should yield significant improvements in array
dynamic range. One avenue worth exploring is to look at adapting the techniques
that have been presented for use with pinned-photodiodes.
• The performance of the prototype was further limited by the experimental setup, in
which the minimum inter-pixel sampling time ∆Tmin was almost doubled compared
with what the prototype is theoretically capable of achieving. Thus, it is expected
that the present design should be capable of achieving an additional 6 dB of dynamic
range in the high-illumination region of the response.
• Though the number of columns can scale indefinitely, the number of array rows is
limited by the minimum inter-pixel sampling time ∆Tmin, the pixel-to-memory com-
munication window trow xfer, and the comparator response time. Reducing trow xfer
by decreasing the noise margins of the pixel-to-memory communication should allow
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the present approach to easily scale to arrays with several thousand rows that are
capable of achieving comparable performance to that presented in this work.
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